datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

CS61310 Просмотр технического описания (PDF) - Cirrus Logic

Номер в каталоге
Компоненты Описание
Список матч
CS61310
Cirrus-Logic
Cirrus Logic Cirrus-Logic
CS61310 Datasheet PDF : 30 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CS61310
T1 Line Interface Unit
Features
s Provides T1 Line Interface
s No Crystal Needed for Jitter Attenuation
s Greater than 14dB of Transmit Return Loss
s Meets AT&T 62411 Jitter Tolerance and Attenua-
tion Requirements
s Meets ANSI T1.231B Requirements for LOS and AIS
s AWG for User Programmable Pulse Shapes
s TX Driver High Impedance / Low Power Control
s Generation and Detection of Loop Up / Loop Down
Signaling
s Selectable Unipolar or Bipolar I/O
s Compliant with:
— American National Standards (ANSI): T1.102, T1.105,
T1.403, T1.408, and T1.231
— FCC Rules and Regulations: Part 68 and Part 15
— AT&T Publication 62411
— TR-NET-00499
Description
The CS61310 is a T1 primary rate line interface unit. It
combines the complete analog transmit and receive cir-
cuitry for a single, full-duplex interface at T1 rates. The
device is pin and function compatible with the Level One
LXT310.
Enhanced functionality is available through an extended
register set allowing custom pulse shape generation and
generation and detection of loop up and loop down
codes. The CS61310 features Crystal® crystalless jitter
attenuation.
ORDERING INFORMATION
CS61310-IL
CS61310-IP
28-pin PLCC
28-pin PDIP
TCLK
TDATA/TPOS
UBS/TNEG
JASEL
E
2N
C
3O
4
D
E
R
11
JITTER
ATTEN
REMOTE
LOOPBACK
LOCAL
LOOPBACK
(DIGITAL)
RCLK
RDATA/RPOS
BPV/RNEG
D
8E
7
C
O
6
D
E
R
JITTER
ATTEN
TRANSMIT
TIMING &
CONTROL
PULSE
SHAPING
CIRCUITRY
ROM / RAM
LINE DRIVERS
TAOS Enable
LBO Select
SERIAL
PORT
REGISTERS & CONTROL LOGIC
LOS/
NLOOP
Clear
TIMING
& DATA
RECOVERY
LLOOP
Enable
EQUALIZER
CONTROL
SLICERS
& PEAK
DETECT
NOISE &
CROSSTALK
FILTERS
LOCAL
LOOPBACK
(ANALOG)
MAGNITUDE
EQUALIZER
AGC
13
TTIP
16
TRING
28
CLKE/TAOS
26
CS/RLOOP
27
SCLK/LLOOP
24
SDI/LBO1
25
SDO/LBO2
18
LATN
19
RTIP
20
RRING
23
INT/NLOOP
12
LOS
INBAND
NLOOP
& LOS
PROCESSOR
RECEIVE
CLOCK
GENERATOR
9
XTALIN
10
XTALOUT
1
MCLK
5
21
22
14
15
MODE RV+ RGND TGND TV+
Preliminary Product Information
This document contains information for a new product.
Cirrus Logic reserves the right to modify this product without notice.
P.O. Box 17847, Austin, Texas 78760
(512) 445 7222 FAX: (512) 445 7581
http://www.cirrus.com
Copyright © Cirrus Logic, Inc. 1999
(All Rights Reserved)
DS440PP2
AUG ‘99
1

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]