AD9803 Просмотр технического описания (PDF) - Analog Devices
Номер в каталоге
Компоненты Описание
Список матч
AD9803 Datasheet PDF : 19 Pages
| |||
AD9803–SPECIFICATIONS
GENERAL SPECIFICATIONS (TMIN to TMAX, ACVDD = ADVDD = DVDD = +2.8 V, fADCCLK = 18 MHz unless otherwise noted)
Parameter
TEMPERATURE RANGE
Operating
Storage
POWER SUPPLY VOLTAGE
(For Functional Operation)
Analog
Digital
Digital Driver
POWER CONSUMPTION
(Power-Down Modes Selected Through Serial I/F)
Normal Operation (D-Reg 00)
High Speed AUX-MODE (D-Reg 01)
Reference Standby (D-Reg 10 or STBY Pin Hi)
Shutdown Mode (D-Reg 11)
MAXIMUM CLOCK RATE
Min
Typ
Max
–20
70
–65
150
2.7
3.0
3.6
2.7
3.0
3.6
2.7
3.0
3.6
(Specified Under Each Mode of Operation)
(Specified Under AUX-MODE)
10
10
(Specified Under Each Mode of Operation)
Units
°C
°C
V
V
V
mW
mW
S/H AMPLIFIER
Gain
Clock Rate
A/D CONVERTER
Resolution
Differential Nonlinearity
0–255 Code
256–1023 Code
No Missing Codes
Full-Scale Input Range
Clock Rate
REFERENCE
Reference Top Voltage
Reference Bottom Voltage
Specifications subject to change without notice.
0
dB
27
MHz
10
Bits
± 0.5
± 0.8
LSBs
± 0.5
± 1.0
LSBs
GUARANTEED
1.0
V p-p
0.01
18
MHz
1.75
V
1.25
V
DIGITAL SPECIFICATIONS (TMIN to TMAX, DRVDD = +2.7 V, CL = 20 pF unless otherwise noted)
Parameter
Symbol
Min
Typ
Max
LOGIC INPUTS
High Level Input Voltage
Low Level Input Voltage
High Level Input Current
Low Level Input Current
Input Capacitance
VIH
2.1
VIL
0.6
IIH
10
IIL
10
CIN
10
LOGIC OUTPUTS
High Level Output Voltage
Low Level Output Voltage
High Level Output Current
Low Level Output Current
VOH
2.1
VOL
0.6
IOH
50
IOL
50
SERIAL INTERFACE TIMING (Figure 35)
Maximum SCLK Frequency
10
SDATA to SCLK Setup
SCLK to SDATA Hold
SLOAD to SCLK Setup
SCLK to SLOAD Hold
tDS
10
tDH
10
tLS
10
tLH
10
Specifications subject to change without notice.
Units
V
V
µA
µA
pF
V
V
µA
µA
MHz
ns
ns
ns
ns
–2–
REV. 0
Share Link: 