datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

AD7780 Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге
Компоненты Описание
Список матч
AD7780 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD7780
SPECIFICATIONS
AVDD = 2.7 V to 5.25 V, VREF = AVDD, DVDD = 2.7 V to 5.25 V, GND = 0 V, all specifications TMIN to TMAX, unless otherwise noted.1
Table 2.
Parameter
Min
ADC CHANNEL
Output Update Rate (fADC)
No Missing Codes2
24
Resolution Peak-to-Peak
RMS Noise
Integral Nonlinearity
Offset Error
Offset Error Drift vs. Temperature
Full-Scale Error
Gain Drift vs. Temperature
Power Supply Rejection
Normal-Mode Rejection2
50 Hz, 60 Hz
63
Typ
10
16.7
±6
±6
±200
±1
±2
±10
±150
±10
±0.25
±2
100
120
75
50 Hz, 60 Hz
72
Common-Mode Rejection
DC
50 Hz, 60 Hz
ANALOG INPUTS
Differential Input Voltage Range
90
90
90
110
±VREF/gain
Absolute AIN Voltage Limits2
Average Input Current
Average Input Current Drift
REFERENCE
External REFIN Voltage
Reference Voltage Range2
Absolute REFIN Voltage Limits2
Average Reference Input Current
Average Reference Input Current Drift
Normal-Mode Rejection
Common-Mode Rejection
BRIDGE POWER-DOWN SWITCH (BPDSW)
RON
Allowable Current2
INTERNAL CLOCK
Frequency
Duty Cycle
GND + 100 mV
GND + 450 mV
GND + 1.1
GND + 1.5
0.5
GND − 30 mV
64 − 3%
±1
±250
±3
AVDD
400
±0.15
110
50:50
Max
Unit
Test Conditions/Comments
Hz
Hz
Bits
ppm of FSR
μV
μV
μV
μV
nV/°C
nV/°C
nV/°C
% of FS
ppm/°C
dB
dB
FILTER = 1, settling time = 3/fADC
FILTER = 0, settling time = 2/fADC
See Table 7 and Table 8
See Table 7 and Table 8
Gain = 128 with FILTER = 1
Gain = 1 with FILTER = 1
Gain = 128 with FILTER = 0
Gain = 1 with FILTER = 0
Gain = 128
Gain = 1 with FILTER = 1
Gain = 1 with FILTER = 0
Gain = 128, FILTER = 1, AIN = 7.81 mV
Gain = 128, FILTER = 0, AIN = 7.81 mV
dB
50 Hz ± 1 Hz, 60 Hz ± 1 Hz, fADC =
16.7 Hz
dB
50 Hz ± 1 Hz, 60 Hz ± 1 Hz, fADC = 10 Hz
dB
Gain = 1, AIN = 1 V
dB
Gain = 128, AIN = 7.81 mV
dB
50 Hz ± 1 Hz, 60 Hz ± 1 Hz
AVDD − 100 mV
AVDD − 1.1
AVDD − 1.1
AVDD − 1.5
V
V
V
V
V
nA
pA typ
pA/°C
VREF = REFIN(+) − REFIN(−), gain = 1
or 128
Gain = 1
Gain = 128, FILTER = 0
Gain = 128, FILTER = 1, AVDD ≤ 3.6 V
Gain = 128, FILTER = 1, AVDD > 3.6 V
Gain = 1
Gain = 128
AVDD
AVDD + 30 mV
V
V
V
nA/V
nA/V/°C
dB
9
Ω
30
mA
REFIN = REFIN(+) − REFIN(−)
Same as for analog inputs
Controlled via the PDRST pin
Continuous current
64 + 3%
kHz
%
Rev. A | Page 3 of 16

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]