TDA10085HT Просмотр технического описания (PDF) - Philips Electronics
Номер в каталоге
Компоненты Описание
Список матч
TDA10085HT Datasheet PDF : 16 Pages
| |||
Philips Semiconductors
Single chip DVB-S/DSS channel receiver
Product specification
TDA10085HT
SYMBOL
PIN
VDDI
26
VDDE
27
SDA_0
28
SCL_0
29
VAGC
30
CTRL3
31
SDA
32
SCL
33
TMS
34
TCK
35
TRST
36
FEL
37
VDDI
38
VSSI
39
TDI
40
2001 Aug 31
TYPE
supply
supply
I/OD
OD
O or OD
I/OD
I/OD
I
I/O
I/O
I/O
OD
supply
ground
I/O
DESCRIPTION
digital core supply voltage (typically 1.8 V)
digital supply voltage (typically 3.3 V)
I2C-bus bidirectional serial input/ open drain output; equivalent to
SDA but with a high-impedance state programmable via the I2C-bus;
a pull-up resistor must be connected between this pin and DVCC
I2C-bus clock output; equivalent to SCL but with a high-impedance
state programmable via the I2C-bus; open drain output requiring an
external pull-up resistor to 5 V
PWM encoded output signal for AGC; the refresh frequency of AGC
information is the sampling frequency divided by 2048, the maximum
signal frequency on the VAGC output is 1/4 × AGC sampling clock;
the VAGC output can be selected by I2C-bus to be open-drain or
have 3.3 V capability (typically, output VAGC is fed to the AGC
amplifier through a single RC network)
control line 3 input/open drain output; this pin function is directly
programmable through the I2C-bus interface and is an input by
default; it requires a pull-up resistor to 3.3 or 5 V, or a pull-down
resistor to GND
I2C-bus bidirectional serial data input/output; the open-drain output
requires a pull-up resistor (typically 2.2 kΩ) to be connected between
SDA and 5 V for proper operation
I2C-bus clock input; nominally a square wave with a maximum
frequency of 400 kHz generated by the system I2C-bus master; see
note 1
boundary scan mode: test mode select input/output; provides the
logic levels needed to change the TAP controller from state to state
serial mode enabled (ENSERI = 1): serial TS uncorrectable output;
when not in serial mode, TMS must be set to VSS
boundary scan mode: test clock input/output; TCK is an independant
clock used to drive the TAP controller
serial mode enabled (ENSERI = 1): TCK is the serial TS clock
output; when not in serial mode, TCK must be set to VSS
boundary scan mode: test reset input/output; TRST is an active-LOW
reset input to the TAP controller
serial mode enabled (ENSERI = 1): test reset input/output; TRST is
the serial TS PSYNC output; when not in serial mode, TRST must be
set to VSS
front-end locked output signal that goes HIGH when demodulator,
Viterbi decoder and de-interleaver are all synchronized; open-drain
output requiring an external pull-up resistor to 3.3 or 5 V; can be set
via the I2C-bus to be an interrupt pin
digital core supply voltage (typically 1.8 V)
digital core ground voltage; see note 2
boundary scan mode: test data and instruction serial input
serial mode enabled (ENSERI = 1): serial TS data output; must be
set to VSS when not in serial mode
6
Share Link: 