CS61881-IB Просмотр технического описания (PDF) - Cirrus Logic

Номер в каталоге

Компоненты Описание

Список матч

CS61881-IB

Octal E1 Analog Front End

Cirrus Logic 

CS61881

TCLK4 - Transmit Clock Input Port 4, LQFP Pin 107, BGA Pin B14.

TPOS4 - Transmit Positive Pulse Input, LQFP Pin 108, BGA Pin B13.

TNEG4 - Transmit Negative Pulse Input, LQFP Pin 109, BGA Pin B12.

RCLK4 - Receive Clock Output, LQFP Pin 110, BGA Pin A14.

RPOS4 - Receive Positive Pulse Output, LQFP Pin 111, BGA Pin A13.

RNEG4 - Receive Negative Pulse Output, LQFP Pin 112, BGA Pin A12.

TCLK5 - Transmit Clock Input Port 5, LQFP Pin 100, BGA Pin D14

TPOS5 - Transmit Positive Pulse Input, LQFP Pin 101, BGA Pin D13.

TNEG5 - Transmit Negative Pulse Input, LQFP Pin 102, BGA Pin D12.

RCLK5 - Receive Clock Output, LQFP Pin 103, BGA Pin C14.

RPOS5 - Receive Positive Pulse Output, LQFP Pin 104, BGA Pin C13.

RNEG5 - Receive Negative Pulse Output, LQFP Pin 105, BGA Pin C12.

TCLK6 - Transmit Clock Input Port 6, LQFP Pin 9, BGA Pin D1.

TPOS6 - Transmit Positive Pulse Input, LQFP Pin 8, BGA Pin D2.

TNEG6 - Transmit Negative Pulse Input, LQFP Pin 7, BGA Pin D3.

RCLK6 - Receive Clock Output, LQFP Pin 6, BGA Pin C1.

RPOS6 - Receive Positive Pulse Output, LQFP Pin 5, BGA Pin C2.

RNEG6 - Receive Negative Pulse Output, LQFP Pin 4, BGA Pin C3.

TCLK7 - Transmit Clock Input Port 7, LQFP Pin 2, BGA Pin B1.

TPOS7 - Transmit Positive Pulse Input, LQFP Pin 1, BGA Pin B2.

TNEG7 - Transmit Negative Pulse Input, LQFP Pin 144, BGA Pin B3.

RCLK7 - Receive Clock Output, LQFP Pin 143, BGA Pin A1.

RPOS7 - Receive Positive Pulse Output, LQFP Pin 142, BGA Pin A2.

RNEG7 - Receive Negative Pulse Output, LQFP Pin 141, BGA Pin A3.

TTIP0 - Transmit Tip Output, LQFP Pin 45, BGA Pin N5.

TRING0 - Transmit Ring Output, LQFP Pin 46, BGA Pin P5.

These pins are the output of the differential transmit driver. The driver matches impedances for

75 Ω unbalanced and 120 Ω balanced lines requiring only a 1:1.15 transformer. The CBLSEL

pin is used to select the appropriate impedance for line matching.

Note: TTIP and TRING are forced to a high impedance state when the TCLK pin is Low for

over 12 µS.

RTIP0 - Receive Tip Input, LQFP Pin 48, BGA Pin P7.

RRING0 - Receive Ring Input, LQFP Pin 49, BGA Pin N7.

The pins are the differential line inputs to the receiver. The receiver internally matches

impedances for 75 Ω unbalanced and 120 Ω balanced lines requiring only a 1:2 transformer,

two external 15 Ω resistors, and one capacitor. The CBLSEL pin is used to select the

appropriate impedance for line matching.

Data recovered from the signal input on these pins is output via RPOS, RNEG, and RCLK.

DS451PP3

21

Share Link: