datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  ON Semiconductor  >>> NBXSPA008 PDF

NBXSPA008 Даташит - ON Semiconductor

NBXSPA008 image

Номер в каталоге
NBXSPA008

Компоненты Описание

Other PDF
  no available.

PDF
DOWNLOAD     

page
6 Pages

File Size
103.4 kB

производитель
ON-Semiconductor
ON Semiconductor ON-Semiconductor

The NBXSPA008 single frequency crystal oscillator (XO) is designed to meet today’s requirements for 2.5 V and 3.3 V LVDS clock generation applications. The device uses a high Q fundamental crystal and Phase Lock Loop (PLL) multiplier to provide 161.1328 MHz, ultra low jitter and phase noise LVDS differential output.
This device is a member of ON Semiconductor’s PureEdge clock family that provides accurate and precision clock solutions.
Available in 5 mm x 7 mm SMD (CLCC) package on 16 mm tape and reel in quantities of 1000.


FEATUREs
• LVDS Differential Output
• Uses High Q Fundamental Mode Crystal and PLL Multiplier
• Ultra Low Jitter and Phase Noise − 0.5 ps (12 kHz − 20 MHz)
• Output Frequency − 161.1328 MHz
• Hermetically Sealed Ceramic SMD Package
• RoHS Compliant
• Operating Range: 2.5 V ±5%
                                3.3 V ±10%
• Total Frequency Stability − 50 ppm
• This is a Pb−Free Device


APPLICATIONs
• Ethernet, Gigabit Ethernet
• WAN
• Networking

Page Link's: 1  2  3  4  5  6 

Номер в каталоге
Компоненты Описание
View
производитель
2.5 V / 3.3 V, 187.5 MHz LVDS Clock Oscillator
PDF
ON Semiconductor
2.5 or 3.3 volt LVDS Oscillator
PDF
Vectron International
9x14 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML, Clock Oscillator
PDF
MTRONPTI
9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, Clock Oscillator
PDF
MTRONPTI
3.3/2.5-V Phase-lock Loop Clock Driver
PDF
Hitachi -> Renesas Electronics
2.5 V/3.3 V Any Level Positive Input to −2.5 V/−3.3 V LVNECL Output Translator
PDF
ON Semiconductor
3.3 V, ±100 ppm, HSTL Crystal Clock Oscillator
PDF
NEL Frequency Controls
3.3 V/2.5 V 1:15 PECL/LVCMOS Clock Fanout Buffer ( Rev : 2012 )
PDF
Integrated Device Technology
2.5 V/3.3 V Any Level Positive Input to -2.5 V/-3.3 V LVNECL Output Translator ( Rev : 2016 )
PDF
ON Semiconductor
3.3 V/2.5 V 1:15 PECL/LVCMOS Clock Fanout Buffer
PDF
Integrated Device Technology

Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]