datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

LTC3426ES6 Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге
Компоненты Описание
Список матч
LTC3426ES6 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LTC3426
PIN FUNCTIONS
SW (Pin 1): Switch Pin. Connect inductor between SW
and VIN. A Schottky diode is connected between SW and
VOUT. Keep these PCB trace lengths as short and wide
as possible to reduce EMI and voltage overshoot. If the
inductor current falls to zero, an internal 100Ω antiringing
switch is connected from SW to VIN to minimize EMI.
GND (Pin 2): Signal and Power Ground. Provide a short
direct PCB path between GND and the (–) side of the
output capacitor(s).
FB (Pin 3): Feedback Input to the gm Error Amplifier. Con-
nect resistor divider tap to this pin. The output voltage can
be adjusted from 2.5V to 5V by:
VOUT
=
1.22

1+
R1
R2 
SHDN (Pin 4): Logic Controlled Shutdown Input.
SHDN = High: Normal free running operation
SHDN = Low: Shutdown, quiescent current < 1µA
Typically, SHDN should be connected to VIN through a
1M pull-up resistor.
VOUT (Pin 5): Output Voltage Sense Input. The NMOS switch
gate drive is derived from the greater of VOUT and VIN.
VIN (Pin 6): Input Supply. Must be locally bypassed.
BLOCK DIAGRAM
1.22V
REFERENCE
+
A1
3
FB
VOUT
R1 (EXTERNAL)
FB
R2 (EXTERNAL)
VOUT
VIN
COMPARATOR
5
6
RC
A2
CC
+
PWM LOGIC
AND DRIVER
Σ
RAMP
GENERATOR
SHDN
4
SHUTDOWN AND
SOFT-START
1.2MHz
OSCILLATOR
SW
1
0.02Ω
2
3426 F01
GND
3426fb
4
For more information www.linear.com/LTC3426

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]