VR28F010 Просмотр технического описания (PDF) - Intel
Номер в каталоге
Компоненты Описание
Список матч
VR28F010 Datasheet PDF : 22 Pages
| |||
M28F010
Bus
Operation
Command
Comments
Entire Memory Must e 00H
Before Erasure
Standby
Use Quick-Pulse
Programming Algorithm
(Figure 4)
Wait for VPP Ramp to VPPH(1)
Write
Write
Set-up
Erase
Erase
Standby
Write
Standby
Read
Erase
Verify
Initialize Addresses and
Pulse-Count
Data e 20H
Data e 20H
Duration of Erase Operation
(tWHWH2)
Addr e Byte to Verify
Data e A0H Stops Erase
Operation
tWHGL
Read Byte to Verify Erasure
Standby
Compare Output to FFH
Increment Pulse-Count
Write
Read
Standby
Data e 00H Resets the
Register for Read Operations
Wait for VPP Ramp to VPPL(1)
271111 –6
NOTES
1 See DC Characteristics for value of VPPH The VPP
power supply can be hard-wired to the device or
switchable When VPP is switched VPPL may be
ground no-connect with a resistor tied to ground or as
defined in Characteristics Section Refer to Principles
of Operation
2 Erase Verify is performed only after chip-erasure A
final read compare may be performed (optional) after
the register is written with the read command
3 CAUTION The algorithm MUST BE FOLLOWED
to ensure proper and reliable operation of the de-
vice
Figure 5 M28F010 Quick-Erase Algorithm
10
Share Link: 