datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

ISL97649A Просмотр технического описания (PDF) - Renesas Electronics

Номер в каталоге
Компоненты Описание
Список матч
ISL97649A Datasheet PDF : 22 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ISL97649A
Pin Descriptions
PIN#
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
SYMBOL
DESCRIPTION
FB AVDD boost converter feedback. Connect to the center of a voltage divider between AVDD and GND to set the AVDD voltage.
PGND Power ground
CE Gate Pulse Modulator Delay Control. Connect a capacitor between this pin and GND to set the delay time.
RE Gate Pulse Modulator Slew Control. Connect a resistor between this pin and GND to set the falling slew rate.
VGH Gate Pulse Modulator High Voltage Input. Place a 0.1µF decoupling capacitor close to the VGH pin.
VGHM Gate Pulse Modulator Output for gate driver IC
VFLK
VDPM
Gate Pulse Modulator Control input from TCON
Gate Pulse Modulator Enable. Connect a capacitor from VDPM to GND to set the delay time before GPM is enabled. A current
source charges the capacitor on VDPM.
GPM_LO Gate Pulse Modulator Low Voltage Input; place a 0.47µF decoupling capacitor close to the GPM_LO pin.
AVDD
SCL
SDA
DCP and VCOM amplifier high voltage analog supply; place a 0.47µF decoupling capacitor close to the AVDD pin.
I2C comparable clock input
I2C compatible serial bidirectional data line
POS VCOM Amplifier Non-inverting input
RSET DCP sink current adjustment pin; connect a resistor between this pin and GND to set the resolution of the DCP output voltage.
VOUT VCOM Amplifier output
NEG VCOM Amplifier inverting input
VDIV
ADJ
RESET
Voltage detector threshold. Connect to the center of a resistive divider between VIN and GND.
VLOGIC LDO feedback. Connect to the center of a resistive divider between L_OUT and GND to set VLogic voltage for TCON.
Voltage detector reset output
L_OUT LDO output. Connect at least one 1µF capacitor to GND for stable operation.
CD2 Voltage detector rising edge delay. Connect a capacitor between this pin and GND to set the rising edge delay.
L_IN LDO input. Connect a 1µF decoupling capacitor close to this pin.
SS Boost Converter Soft-Start. Connect a capacitor between this pin and GND to set the soft-start time.
COMP Boost converter compensation pin. Connect a series resistor and capacitor between this pin and GND to optimize transient
response and stability.
FREQ Boost Converter frequency select; pull it to logic high to operate boost at 1.2MHz. Connect this pin to GND to operate boost at
600kHz.
VIN IC input supply. Connect a 0.1µF decoupling capacitor close to this pin.
LX AVDD boost converter switching node
EN AVDD enable pin
Ordering Information
PART NUMBER
(Notes 2, 3)
PART
MARKING
VIN RANGE
(V)
TEMP RANGE
(°C)
PACKAGE
(Pb-free)
PKG.
DWG. #
ISL97649AIRZ (Note 1)
97649 AIRZ
2.5 to 5.5
-40 to +85
28 Ld 4x5 QFN
L28.4x5A
NOTES:
1. Add “-T*” suffix for tape and reel. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil
Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for ISL97649A For more information on MSL please see techbrief TB363.
FN7928 Rev 3.00
June 27, 2013
Page 3 of 22

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]