MC14557B
VDD
50%
CLOCK
tWH(cl)
VSS
1/fcl
VDD
50%
A INPUT
tsu
th
trem
VSS
VDD
50%
RESET
VSS
1−bit length:
tTLH
tTHL
PWR
90%
VOH
CE = 0
50%
A/B = 1
Q
10%
L1 = L2 = L4 = L8 = L16 = L32 = 0 tPLH
tPHL
tPHL
VOL
Figure 4. Timing Diagram
ORDERING INFORMATION
Device
Package
Shipping†
MC14557BFELG
SOEIAJ−16
(Pb−Free)
2000 / Tape & Reel
MC14557BDWR2G
SO−16 (WB)
1000 / Tape & Reel
MC14557BCPG
PDIP−16
(Pb−Free)
500 Units / Rail
MC14557BDWG
SO−16 (WB)
47 Units / Rail
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
http://onsemi.com
6