CXD2443Q Просмотр технического описания (PDF) - Sony Semiconductor

Номер в каталоге

Компоненты Описание

Список матч

CXD2443Q

Timing Generator for LCD Panels

Sony Semiconductor 

CXD2443Q

Pin

No.

Symbol

I/O

36 ENB

O

37 HCK2A O

38 HCK1A O

39 HCK2B O

40 VSS

—

41 HCK1B O

42 HSTB O

43 HSTA O

44 RGT

O

45 XRGT O

46 PCG2 O

47 XCLP1 O

48 XCLP2 O

49 FRP

O

50 XFRP O

51 SH1A O

52 SH2A O

53 VDD

—

54 VSS

—

55 SH3A O

56 SH4A O

57 SH5A O

58 SH6A O

59 SH7A O

60 TEST9 —

61 SH1B O

62 SH2B O

63 SH3B O

64 SH4B O

65 VSS

—

66 SH5B O

67 SH6B O

68 SH7B O

69 TEST10 —

70 RCK

O

Description

ENB pulse output (negative polarity)

H clock 2A pulse output

H clock 1A pulse output

H clock 2B pulse output

GND

H clock 1B pulse output

H start B pulse output (positive polarity)

H start A pulse output (positive polarity)

Right/left inversion identification signal output (High: Right, Low: Left)

Right/left inversion identification signal output (Low: Left, High: Right)

PCG2 pulse output (positive polarity)

Pedestal clamp pulse 1 output (negative polarity)

Pedestal clamp pulse 2 output (negative polarity)

AC drive inversion timing output

AC drive inversion timing output (reverse polarity of FRP)

Sample-and-hold pulse 1A output (positive polarity)

Sample-and-hold pulse 2A output (positive polarity)

Power supply

GND

Sample-and-hold pulse 3A output (positive polarity)

Sample-and-hold pulse 4A output (positive polarity)

Sample-and-hold pulse 5A output (positive polarity)

Sample-and-hold pulse 6A output (positive polarity)

Sample-and-hold pulse 7A output (positive polarity)

Test (Not connected.)

Sample-and-hold pulse 1B output (positive polarity)

Sample-and-hold pulse 2B output (positive polarity)

Sample-and-hold pulse 3B output (positive polarity)

Sample-and-hold pulse 4B output (positive polarity)

GND

Sample-and-hold pulse 5B output (positive polarity)

Sample-and-hold pulse 6B output (positive polarity)

Sample-and-hold pulse 7B output (positive polarity)

Test (Not connected.)

Read clock output (for line buffer)

Input pin for

open status

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

–4–

Share Link: