CDK2000-LCO Просмотр технического описания (PDF) - Cirrus Logic

Номер в каталоге

Компоненты Описание

Список матч

CDK2000-LCO

Fractional-N Clock Multiplier with Internal LCO

Cirrus Logic 

CS2300-CP

Fractional-N Clock Multiplier with Internal LCO

Features

 Clock Multiplier / Jitter Reduction

– Generates a Low Jitter 6 - 75 MHz Clock

from a Jittery or Intermittent 50 Hz to 30

MHz Clock Source

 Internal LC Oscillator for Timing Reference

 Highly Accurate PLL Multiplication Factor

– Maximum Error less than 1 PPM in High-

Resolution Mode

 I²C™ / SPI™ Control Port

 Configurable Auxiliary Output

 Minimal Board Space Required

– No External Analog Loop-filter

Components

General Description

The CS2300-CP is an extremely versatile system

clocking device that utilizes a programmable phase

lock loop. The CS2300-CP is based on a hybrid ana-

log-digital PLL architecture comprised of a unique

combination of a Delta-Sigma Fractional-N Frequency

Synthesizer and a Digital PLL. This architecture allows

for generation of a low-jitter clock relative to an exter-

nal noisy synchronization clock at frequencies as low

as 50 Hz. The CS2300-CP supports both I²C and SPI

for full software control.

The CS2300-CP is available in a 10-pin MSOP pack-

age in Commercial (-10°C to +70°C) grade. Customer

development kits are also available for device evalua-

tion. Please see “Ordering Information” on page 31 for

complete details.

I²C/SPI

Software Control

50 Hz to 30 MHz

Frequency

Reference

I²C / SPI

3.3 V

Frequency Reference

PLL Output

Lock Indicator

LCO

Fractional-N

Frequency Synthesizer

Output to Input

Clock Ratio

N

Digital PLL & Fractional

N Logic

Auxiliary

Output

6 to 75 MHz

PLL Output

http://www.cirrus.com

Copyright  Cirrus Logic, Inc. 2009

(All Rights Reserved)

AUG '09

DS843F1

Share Link: