datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

IN74AC651 Просмотр технического описания (PDF) - Integral Corp.

Номер в каталоге
Компоненты Описание
Список матч
IN74AC651 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
TECHNICAL DATA
IN74AC651
Octal 3-State Bus Transceivers
and D Flip-Flops
High-Speed Silicon-Gate CMOS
The IN74AC651 is identical in pinout to the LS/ALS651,
HC/HCT651. The device inputs are compatible with standard CMOS
outputs; with pullup resistors, they are compatible with LS/ALS
outputs.
These devices consists of bus transceiver circuits, D-type flip-flop,
and control circuitry arranged for multiplex transmission of data
directly from the data bus or from the internal storage registers.
Direction and Output Enable are provided to select the read-time or
stored data function. Data on the A or B Data bus, or both, can be
stored in the internal D flip-flops by low-to-high transitions at the
appropriate clock pins (A-to-B Clock or B-to-A Clock) regardless of
the select or enable or enable control pins. When A-to-B Source and
B-to-A Source are in the real-time transfer mode, it is also possible to
store data without using the internal D-type flip-flops by
simultaneously enabling Direction and Output Enable. In this
configuration each output reinforces its input. Thus, when all other
data sources to the two sets of bus lines are at high impedance, each set
of bus lines will remain at its last state.
The IN74AC651 has inverted outputs.
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0 µA, 0.1 µA @ 25°C
High Noise Immunity Characteristic of CMOS Devices
Outputs Source/Sink 24 mA
LOGIC DIAGRAM
ORDERING INFORMATION
IN74AC651N Plastic
IN74AC651DW SOIC
TA = -40° to 85° C for all
packages
PIN ASSIGNMENT
PIN 24=VCC
PIN 12 = GND
516

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]