Технический паспорт Поисковая и бесплатно техническое описание Скачать
Номер в каталоге
Компоненты Описание
HM5225805BLTT-75 Просмотр технического описания (PDF) - Elpida Memory, Inc
Номер в каталоге
Компоненты Описание
Список матч
HM5225805BLTT-75
256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword × 16-bit × 4-bank/8-Mword × 8-bit × 4-bank/16-Mword × 4-bit × 4-bank PC/133, PC/100 SDRAM
Elpida Memory, Inc
HM5225805BLTT-75 Datasheet PDF : 63 Pages
1
2
3
4
5
6
7
8
9
10
Next
Last
HM5225165B/HM5225805B/HM5225405B-75/A6/B6
Block Diagram
(HM5225405B)
Column address
counter
A0 to A9, A11
A0 to A12, BA0, BA1
A0 to A12, BA0, BA1
Column address
buffer
Row address
buffer
Refresh
counter
Row decoder
Memory array
Bank 0
8192 row
X 2048 column
X 4 bit
Row decoder
Memory array
Bank 1
8192 row
X 2048 column
X 4 bit
Row decoder
Memory array
Bank 2
8192 row
X 2048 column
X 4 bit
Row decoder
Memory array
Bank 3
8192 row
X 2048 column
X 4 bit
Input
buffer
Output
buffer
DQ0 to DQ3
Control logic &
timing generator
Data Sheet E0082H10
8
Share Link:
datasheetbank.com [
Privacy Policy
]
[
Request Datasheet
] [
Contact Us
]