HI-8685 Просмотр технического описания (PDF) - Holt Integrated Circuits
Номер в каталоге
Компоненты Описание
Список матч
HI-8685
Holt Integrated Circuits
HI-8685 Datasheet PDF : 11 Pages
| |||
HI-8685, HI-8686
PARITY
ENB
10KW
RINA
RINB
10KW
RINA-10
RINB-10
TESTA
TESTB
GAPCLK
RESET
READ
25KW
25KW
ESD
PROTECTION
&
LINE
RECEIVER
RXA
RXB
CLOCK
&
DATA
DETECT
CLK
PARITY
DETECT
DATA
BIT
COUNT
ERROR
DETECT
ERROR
BIT 32
BIT 32
32-BIT
SHIFT 32
REG.
32-BIT
RECEIVE 32
BUFFER
32-BIT
TO
16-BIT
16
MUX
D0 - D15
GAP
DETECT
BYTE
COUNT
DATA RDY
Figure 1. Block Diagram
FUNCTIONAL DESCRIPTION (cont.)
PROTOCOL DETECTION
GAP DETECTION
The ARINC clock and One/Zero data that are derived from
the digital outputs of the built-in line receiver is illustrated in
Figure 3. The resulting steam of digital data is shifted into a
32-bit input register.
The ARINC clock and One/Zero data can also be created
from the TESTA and TESTB inputs as shown in Figure 4.
When either test input is high, the built-in analog line driver
is disabled.
For ARINC 561 operation, the TESTA and TESTB digital in-
put data streams must be derived from the ARINC 561 data,
clock and sync with external logic.
The end of a data word is detected by an internal counter
that times out when a data One or Zero is not received for a
period equal to 16 cycles of the GAPCLK signal. The gap
detection time may vary between 16 and 17 cycles of the
GAPCLK signal since the incoming data and GAPCLK are
not usually synchronous inputs. The required frequency of
GAPCLK is a function of the mininum gap time specified for
the type of ARINC data being received. Table 1 indicates
typical frequencies that may be used for the various data
rates normally encountered.
DATABUS
TYPE
429
BIT PERIOD
(µs)
10
429
69 - 133
575
69 - 133
561
69 - 133
MINIMUM GAP
(µs)
45
310 - 599
310 - 599
103 - 200
GAP CLOCK
MHz
0.75
1.0
1.5
0.1
0.1
0.2
GAP DETECTION
TIME (µs)
21.3 - 22.7
16 - 17
10.7 - 11.3
160 - 170
160 - 170
80 - 85
Table 1 - Typical Gap Detection Times
HOLT INTEGRATED CIRCUITS
3
Share Link: