datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

RS5C348A_95 Просмотр технического описания (PDF) - RICOH Co.,Ltd.

Номер в каталоге
Компоненты Описание
Список матч
RS5C348A_95 Datasheet PDF : 53 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
R×5C348A/B
2.1-3 CLEN2 (R×5C348A)
32kHz Clock Output Bit 2
CLEN2 (R×5C348A)
Description
0
Enabling the 32-kHz clock circuit
1
Disabling the 32-kHz clock circuit
(Default setting)
For the R×5C348A, setting the CLEN2 bit or the CLEN1 bit (D3 in the control register 2) to 0 specifies generating
clock pulses with the oscillation frequency of the 32.768-kHz crystal oscillator for output from the 32KOUT pin.
Conversely, setting both the CLEN1 and the CLEN2 bit to 1 specifies disabling (“H”) such output.
SCRATCH3 (R×5C348B)
Scratch Bit 3
SCRATCH3 (R×5C348B)
0
1
Description
(Default setting)
For the R×5C348B, this bit is intended for scratching and accepts the reading and writing of 0 and 1. The
SCRATCH3 bit will be set to 0 when the XSTP bit is set to 1 in Control Register 2.
2.1-4 TEST
TEST
0
1
Test Bit
Normal operation mode
Test mode
Settings
The TEST bit is used only for testing in the factory and should normally be set to 0.
(Default setting)
11

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]