IDT71V416S15YGI Просмотр технического описания (PDF) - Integrated Device Technology

Номер в каталоге

Компоненты Описание

Список матч

IDT71V416S15YGI

3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)

Integrated Device Technology 

IDT71V416S, IDT71V416L, 3.3V CMOS Static RAM

4 Meg (256K x 16-Bit)

Timing Waveform of Read Cycle No. 2(1)

ADDRESS

tRC

tAA

OE

CS

BHE, BLE

DATAOUT

tOE

(3)

tOLZ

tCLZ (3) tACS (2)

tBE (2)

(3)

tBLZ

Commercial and Industrial Temperature Ranges

tOH

tOHZ (3)

tCHZ (3)

tBHZ (3)

DATAOUT VALID

NOTES:

1. WE is HIGH for Read Cycle.

2. Address must be valid prior to or coincident with the later of CS, BHE, or BLE transition LOW; otherwise tAA is the limiting parameter.

3. Transition is measured ±200mV from steady state.

3624 drw 07

Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)

ADDRESS

CS

BHE, BLE

WE

DATAOUT

DATAIN

tWC

tAW

tCW (2)

tBW

tWR

tWP

tAS

tWHZ (5)

PREVIOUS DATA VALID (3)

(5)

tOW

tDW

tDH

DATAIN VALID

(5)

tCHZ

(5)

tBHZ

DATA VALID

3624 drw 08

NOTES:

1. A write occurs during the overlap of a LOW CS, LOW BHE or BLE, and a LOW WE.

2. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, tWP must be greater than or equal to tWHZ + tDW to allow the I/O drivers to turn off and data

to be placed on the bus for the required tDW. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as

short as the specified tWP.

3. During this period, I/O pins are in the output state, and input signals must not be applied.

4. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.

5. Transition is measured ±200mV from steady state.

6.462

Share Link: