SY54023ARMG Просмотр технического описания (PDF) - Micrel
Номер в каталоге
Компоненты Описание
Список матч
SY54023ARMG Datasheet PDF : 14 Pages
| |||
Micrel, Inc.
SY54023AR
Pin Description
Pin Number
16,1
4,5
Pin Name
IN0, /IN0
IN1,/IN1
2
VT0
3
VT1
15
6
7
8,13
14
12,11
10,9
SEL0
SEL1
VCC
VCCO
GND,
Exposed pad
Q0, /Q0
Q1, /Q1
Pin Function
Differential Inputs: These input pairs are the differential signal inputs to the device.
They accept differential signals as small as 100mV (200mVPP). Each input pin
internally terminates with 50Ω to the VT pin.
Input Termination Center-Tap: Each side of the differential input pair terminates to a
VT pin. This pin provides a center-tap to a termination network for maximum
interface flexibility. An internal high impedance resistor divider biases VT to allow
input AC-coupling. For AC-coupling, bypass VT with a 0.1µF low ESR capacitor to
VCC. See “Interface Applications” subsection and Figure 2a.
These single-ended TTL/CMOS-compatible inputs select the inputs to the
crosspoint switch. Note that this input is internally connected to a 25k ohm pull-up
resistor and will default to a logic HIGH state if left open.
Positive Power Supply: Bypass with 0.1uF//0.01uF low ESR capacitors as close to
the VCC pin as possible. Supplies input and core circuitry.
Output Supply: Bypass with 0.1uF//0.01uF low ESR capacitors as close to the VCCO
pins as possible. Supplies the output buffer.
Ground: Exposed pad must be connected to a ground plane that is the same
potential as the ground pin.
CML Differential Output Pairs: Differential buffered copy of the input signal. The
output swing is typically 390mV. See “Interface Applications” subsection for
termination information.
Truth Table
SEL0
SEL1
Q0
Q1
L
L
IN0
IN0
L
H
IN0
IN1
H
L
IN1
IN0
H
H
IN1
IN1
June 2008
3
M9999-062608-A
hbwhelp@micrel.com or (408) 955-1690
Share Link: 