CXA2078Q Просмотр технического описания (PDF) - Sony Semiconductor

Номер в каталоге

Компоненты Описание

Список матч

CXA2078Q

I²C Bus-Compatible Audio/Video Switch with Electronic Volume

Sony Semiconductor 

CXA2078Q

Electrical Characteristics

Item

Current Consumption

Symbol

Conditions

ICC

VCC_12V = 12V, No signal, no load

Nominal conditions (Ta = 25°C)

Min. Typ. Max. Unit

30 50 70 mA

Video system

Nominal conditions (Ta = 25°C, Vcc_12V = 12V)

Item

Symbol

Conditions

Min. Typ. Max. Unit

Input pin voltage

VVPin No signal, no load (Fig.1)

4.3 4.6 4.9 V

Output pin

voltage

Vout1 – 8 VVPout

Vout8 (mix) VVPoutm

No signal,no load,Y/C mix inactive

(Fig.1)

No signal, no load, Y/C mix active

(Fig.1)

3.6 3.9 4.2 V

3.5 3.8 4.2 V

Gain (except Y/C mixer) GVv f = 200kHz, 0.3Vp-p input (Fig.2)

5.5 6.0 6.5 dB

Gain of Y/C mixer

Bandwidth

(except Y/C mixer)

GVYC

fV3dB

f = 200kHz, 0.3Vp-p input (Fig.2)

0.3Vp-p input, frequency where output

level is –3dB with 200kHz serving as

0dB (Fig. 2)

5.4 6.0

15 20

6.4 dB

MHz

0.3Vp-p input, frequency where output

Bandwidth of Y/C Mixer

fYC3dB

level is –3dB with 200kHz serving as

0dB. No trap connected. (See note below)

7

15

— MHz

(Fig.2)

Input dynamic range

VDRVI 200kHz input (Fig.2)

2.5 — — Vp-p

Output dynamic range

Cross talk

VDRVO

Vctv

200kHz, 2.5Vp-p input (Fig.2)

f = 4.43MHz, 1Vp-p input (Fig.2)

5.0 — — Vp-p

— — –50 dB

S/N ratio

S/NV

Ratio of 0.7Vp-p white video signal to

black line noise. Weighted using

CCIR 567. HPF @ 5kHz,

LPF @ 5MHz. (Fig.2)

— 72 — dB

1Vrms 1kHz input through 56kΩ.

Input Impedance

ZinV

Attenuation measured to calculate ZinV 94 120

kΩ

(Fig.3)

Non-linearity

Lin

Differential Gain

DG

Differential Phase

DP

Sync crush

SC

Delay of Luma over

Chroma through mixer

tcld

(Fig.4) –3 –0.4 +3 %

V1 = Pin Voltage +0.5V

V2 = Pin Voltage +1V

At output, non-linearity =

V2

V1 × 2

–1

× 100

1.7Vp-p 5-step modulated staircase.

(Chroma and Burst are 150mVp-p

4.43MHz) (Fig.2)

1.5

%

as above. (Fig.2)

1

Deg

Percentage reduction in sync pulse

(0.4Vp-p), with tip at –1.2V input offset.

(Fig.4)

0.2 3 %

0.4Vp-p square wave input. Input to

output edge delay measured. No trap.

(Fig.2)

15 40 ns

Note) Input output path from Vin9 – 12 to Vout 8 through mixer has BW reduced by external stray capacitance

on TRAP pin.

– 10 –

Share Link: