SAF7741 Просмотр технического описания (PDF) - NXP Semiconductors.

Номер в каталоге

Компоненты Описание

Список матч

SAF7741

Car radio Digital Signal Processor (DSP)

NXP Semiconductors. 

NXP Semiconductors

SAF7741HV

Dual IF car radio and audio DSP (N1F)

Table 2. Pin allocation table …continued

Pin Name

Pin

Description

Number

RDS_DATA2

51

RDS data output 2

RESETN

52

General reset of chip (active low)

FS_SYS

53

Fs system clock in/output

VSS_MEM1

54

Ground supply (digital core)

VDD_MEM1

55

1.8 V positive supply (memories)

SCL

56

Serial clock input I2C bus

SDA

57

Serial data input/output I2C bus

VSSQ2

58

Ground supply (peripheral cells)

VDDQ2

59

3.3 V positive supply (peripheral cells)

BCK_IN2

60

IIS source 2 Bit Clock input

WS_IN2

61

IIS source 2 Word Select input

SD_IN2

62

IIS source 2 data input

BCK_IN3

63

IIS source 3 Bit Clock input

WS_IN3

64

IIS source 3 Word Select input

SD_IN3

65

IIS source 3 data input

BCK_IN4

66

IIS source 4 Bit Clock input

WS_IN4

67

IIS source 4 Word Select input

SD_IN4

68

IIS source 4 data input/input SPDIF 1 digital

SD_HOST_IN1 69

Host I2S 1 data input

SD_HOST_IN2 70

Host I2S 2 data input

SD_HOST_IN3 71

Host I2S 3 data input

SD_HOST_IN4 72

Host I2S 4 data input

SD_HOST_IN5 73

Host I2S 5 data input

WS_HOST

74

Host I2S Word Select output/input

BCK_HOST

75

Host I2S Bit Clock output/input

SD_HOST_OUT1 76

Host I2S 1 data output

SD_HOST_OUT2 77

Host I2S 2 data output

SD_HOST_OUT3 78

Host I2S 3 data output

SD_HOST_OUT4 79

Host I2S 4 data output

ADSP_IOF4

80

Audio DSP (ADSP) general purpose I/O flag 4

ADSP_IOF5

81

ADSP general purpose I/O flag 5

ADSP_IOF6

82

Audio/SCR DSP general purpose I/O flag 6

ADSP_IOF7

83

Audio/SRC DSP general purpose I/O flag 7

ADSP_IOF8

84

Audio/SRC DSP general purpose I/O flag 8

ADSP_IOF9

85

Audio/SRC DSP general purpose I/O flag 9

ADSP_IOF10

86

Audio/SRC DSP general purpose I/O flag 10

ADSP_IOF11

87

Audio/SRC DSP general purpose I/O flag 11

VSSQ3

88

Ground supply (peripheral cells)

VDDQ3

89

3.3 V positive supply (peripheral cells)

T1E_BCK

90

Tuner I2S BCK output / digital radio interface 2 bit clock output

SAF7741_5

Objective data sheet

Rev. 05 — 09 May 2008

Pin Type

bpts5ptpht5v

bpts5ptpht5v

bpts10thdt5v

vssi

vddcobf

iic3m4sclt5v

iic3m4sdat5v

vsse

vdde

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts10thdt5v

bpts10thdt5v

bpts10thdt5v

bpts10thdt5v

bpts10thdt5v

bpts10thdt5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

bpts5ptpht5v

vsse

vdde

bpts10thdt5v

© NXP B.V. 2008. All rights reserved.

8 of 83

Share Link: