CS5253-1GDPR5 Просмотр технического описания (PDF) - ON Semiconductor

Номер в каталоге

Компоненты Описание

Список матч

CS5253-1GDPR5

3.0 A LDO 5−Pin Adjustable Linear Regulator

ON Semiconductor 

CS5253−1

APPLICATIONS NOTES

THEORY OF OPERATION

A resistor divider network R1 and R2 causes a fixed current

The CS5253−1 linear regulator provides adjustable to flow to ground. This current creates a voltage across R2

voltages from 1.26 V to 5.0 V at currents up to 3.0 A. The that adds to the 1.260 V across R1 and sets the overall output

regulator is protected against short circuits, and includes a voltage. The adjust pin current (typically 50 mA) also flows

thermal shutdown circuit with hysteresis. The output, which through R2 and adds a small error that should be taken into

is current limited, consists of a PNP−NPN transistor pair and

requires an output capacitor for stability. A detailed procedure

account if precise adjustment of VOUT is necessary. The

output voltage is set according to the formula:

for selecting this capacitor is included in the Stability

Considerations section.

VPOWER Function

The CS5253−1 utilizes a two supply approach to maximize

efficiency. The collector of the power device is brought out

to the VPOWER pin to minimize internal power dissipation

under high current loads. VCONTROL provides for the control

circuitry and the drive for the output NPN transistor.

VCONTROL should be at least 1.0 V greater than the output

voltage. Special care has been taken to ensure that there are

no supply sequencing problems. The output voltage will not

turn on until both supplies are operating. If the control voltage

VOUT + 1.260 V

R1

)

R1

R2

)

R2

IADJ

The term IADJ × R2 represents the error added by the adjust

pin current. R1 is chosen so that the minimum load current is

at least 10 mA. R1 and R2 should be of the same composition

for best tracking over temperature. The divider resistors

should be placed physically as close to the load as possible.

While not required, a bypass capacitor connected between

the adjust pin and ground will improve transient response and

ripple rejection. A 0.1 mF tantalum capacitor is recommended

for “first cut” design. Value and type may be varied to

optimize performance vs. price.

comes up first, the output current will be limited to about three

milliamperes until the power input voltage comes up. If the

power input voltage comes up first, the output will not turn on

Other Adjustable Operation Considerations

The CS5253−1 linear regulator has an absolute maximum

specification of 6.0 V for the voltage difference between

at all until the control voltage comes up. The output can never

come up unregulated.

The CS5253−1 can also be used as a single supply device with

the control and power inputs tied together. In this mode, the

dropout will be determined by the minimum control voltage.

Output Voltage Sensing

The CS5253−1 five terminal linear regulator includes a

dedicated VSENSE function. This allows for true Kelvin

sensing of the output voltage. This feature can virtually

eliminate errors in the output voltage due to load regulation.

Regulation will be optimized at the point where the sense pin

is tied to the output.

DESIGN GUIDELINES

Adjustable Operation

This LDO adjustable regulator has an output voltage range

of 1.26 V to 5.0 V. An external resistor divider sets the output

voltage as shown in Figure 19. The regulator’s voltage

sensing error amplifier maintains a fixed 1.260 V reference

between the output pin and the adjust pin.

5.0 V

VCONTROL

VOUT

VPOWER and VOUT. However, the IC may be used to regulate

voltages in excess of 6.0 V. The two main considerations in

such a design are the sequencing of power supplies and short

circuit capability.

Power supply sequencing should be such that the

VCONTROL supply is brought up coincidentally with or before

the VPOWER supply. This allows the IC to begin charging the

output capacitor as soon as the VPOWER to VOUT differential

is large enough that the pass transistor conducts. As VPOWER

increases, the pass transistor will remain in dropout, and

current is passed to the load until VOUT is in regulation.

Further increase in the supply voltage brings the pass

transistor out of dropout. In this manner, any output voltage

less than 13 V may be regulated, provided the VPOWER to

VOUT differential is less than 6.0 V. In the case where

VCONTROL and VPOWER are shorted, there is no theoretical

limit to the regulated voltage as long as the VPOWER to VOUT

differential of 6.0 V is not exceeded.

There is a possibility of damaging the IC when

VPOWER − VOUT is greater than 6.0 V if a short circuit

occurs. Short circuit conditions will result in the immediate

operation of the pass transistor outside of its safe operating

3.3 V

CS5253−1

VPOWER

VSENSE

Adjust

2.5 V

@ 3.0 A

R1

area. Overvoltage stresses will then cause destruction of the

pass transistor before overcurrent or thermal shutdown

circuitry can become active. Additional circuitry may be

required to clamp the VPOWER to VOUT differential to less

than 6.0 V if fail safe operation is required. One possible

clamp circuit is illustrated in Figure 20; however, the design

R2

of clamp circuitry must be done on an application by

application basis. Care must be taken to ensure the clamp

Figure 19. Typical Application Schematic.

The Resistor Divider Sets VOUT, With the Internal

1.260 V Reference Dropped Across R1.

actually protects the design. Components used in the clamp

design must be able to withstand the short circuit condition

indefinitely while protecting the IC.

http://onsemi.com

7

Share Link: