datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

SL23EP08SI-1H Просмотр технического описания (PDF) - SpectraLinear Inc

Номер в каталоге
Компоненты Описание
Список матч
SL23EP08SI-1H Datasheet PDF : 18 Pages
First Prev 11 12 13 14 15 16 17 18
SL23EP08
Switching Electrical Characteristics (I-Grade-Cont.)
Unless otherwise stated VDD= 2.5V+/- 10%, CL=15pF and Ambient Temperature range -40 to +85°C
Output Duty Cycle
CL=15pF, Fout=66 MHz, all versions
DC3
45
50
55
%
Measured at VDD/2
Output Duty Cycle
CL=15pF, Fout=133 MHz, all versions
DC4
45
50
55
%
Measured at VDD/2
Output Duty Cycle
CL=15pF, Fout=166 MHz, all versions
DC5
40
50
60
%
Measured at VDD/2
Output Rise/Fall Time
CL=30pF, -1, -2 and -4 versions
tr/f1
Measured at 0.6 to 1.8V
-
-
2.2
ns
Output Rise/Fall Time
CL=15pF, -1, -2 and -4 versions
tr/f2
Measured at 0.6 to 1.8V
-
-
1.8
ns
Output Rise/Fall Time
CL=30pF, -1H and -2H and versions
tr/f3
-
Measured at 0.6 to 1.8V
-
1.5
ns
Output Rise/Fall Time
CL=15pF, -1H and -2H and versions
tr/f4
-
Measured at 0.6 to 1.8V
-
1.2
ns
Output-to-Output Skew
on Same Bank
SKW2
-1 and -2, measured from 0.8V to
2.0V, and outputs are equally loaded
-
100
220
ps
Output-to-Output Skew
on Same Bank
SKW2
-1H and -2H and -4, measured at
VDD/2 and outputs are equally loaded
-
100
220
ps
Output-to-Output Skew
Between Bank A and B
SKW3
-1, -1H, 2H and -4, measured at
VDD/2 and outputs are equally loaded
-
100
220
ps
Output-to-Output Skew
Between Bank A and B
SKW4
-2, measured at VDD/2 and outputs
are equally loaded
-
180
375
ps
Device-to-Device Skew
SKW5
All versions, measured at VDD/2 and
outputs are equally loaded
-
275
550
ps
Input-to-Output Delay
All versions, CLKIN to FBK rising
Dt
edge, measured at VDD/2 and outputs -200
-
are equally loaded and S2=S1=1
200
ps
Cycle-to-Cycle Jitter
(-1, -2 and -4 Versions)
CCJ1
Fout=66 MHz and CL=15pF
Fout=133MHz and CL=15pF
-
80
175
ps
-
70
150
ps
Cycle-to-Cycle Jitter
(-1H and -2H Versions)
CCJ2
Fout=66 MHz and CL=15pF
Fout=166MHz and CL=15pF
-
70
150
ps
-
60
125
ps
PLL Lock Time
tLOCK From 0.95VDD and valid CLKIN
-
-
1.0
ms
Rev 1.4, May 28, 2007
Page 14 of 18

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]