LTC1061 Просмотр технического описания (PDF) - Linear Technology
Номер в каталоге
Компоненты Описание
производитель
LTC1061 Datasheet PDF : 16 Pages
| |||
BLOCK DIAGRA
CLK
(8)
LEVEL
SHIFT
INVA
(4)
–
CLOCK
GENERATOR
TO FILTER A
+
LEVEL
SHIFT
INVB
(17)
–
CLOCK
GENERATOR
TO FILTER B
+
LEVEL
SHIFT
INVC
(11)
–
CLOCK
GENERATOR
TO FILTER C
+
LTC1061
NA
BPA
LPA
(3)
(2)
(1)
+ Σ +∫
+∫
–
S1A
(5)
NB
(18)
BPB
LPB
(19)
(20)
+ Σ +∫
+∫
–
S1B
(16)
HPC
BPC
LPC
(12)
(13)
(14)
+∫
+∫
LEVEL SHIFT
(9)
50/100/
HOLD
(7)
AGND
(6)
V+
(10)
V–
(15)
1061 BD
U
UU
PI DESCRIPTIO A D APPLICATIO HI TS
Power Supplies (Pins 10, 15)
They should be bypassed with 0.1µF disc ceramic. Low
noise, nonswitching, power supplies are recommended.
The device operates with a single 5V supply, Figure 1, and
with dual supplies. The absolute maximum operating
power supply voltage is ±9V.
Clock and Level shift (Pins 8, 9)
When the LTC1061 operates with symmetrical dual sup-
plies the level shift Pin 9 should be tied to analog ground.
For single 5V supply operation, the level shift pin should be
tied to Pin 15 which will be the system ground. The typical
logic threshold levels of the clock pin are as follows: 1.65V
above the level shift pin for ±5V supply operation, 1.75V
for ±7.5V and above, and 1.4V for single 5V supply
operation. The logic threshold levels vary ±100mV over
the full military temperature range. The recommended
duty cycle of the input clock is 50% although for clock
frequencies below 500kHz the clock “on” time can be as
low as 300ns. The maximum clock frequency for ±5V
supplies and above is 2.4MHz.
S1A, S1B (Pins 5, 16)
These are voltage input pins. If used, they should be driven
with a source impedance below 5kΩ. when they are not
used, they should be tied to the analog ground Pin 6.
AGND (Pin 6)
When the LTC1061 operates with dual supplies, Pin 6
should be tied to system ground. When the LTC1061
operates with a single positive supply, the analog ground
pin should be tied to 1/2 supply, Figure 1. The positive
input of all the internal op amps, as well as the common
reference of all the internal switches, are internally tied to
the analog ground pin. Because of this, a “clean” ground
is recommended.
1061fe
5
Share Link: 