tm TE
CH
TIMING WAVEFORMS
READ CYCLE 1
(Address Controlled)
A d d re ss
DO UT
tR C
tA A
tO H
READ CYCLE 2
(Chip Select Controlled)
CS
DO UT
tC L Z
tA C S
READ CYCLE 3
(Output Enable Controlled)
A d d re ss
OE
CS
DO UT
tR C
tA A
tA O E
tO L Z
tA C S
tC L Z
TM Technology Inc. reserves the right
P. 5
to change products or specifications without notice.
T14L256A
tO H
tC H Z
tO H
tO H Z
tC H Z
DON'T CARE
UNDEF INED
Publication Date: NOV. 2003
Revision: F