T8100-SC Просмотр технического описания (PDF) - Agere -> LSI Corporation

Номер в каталоге

Компоненты Описание

Список матч

T8100-SC

Ambassador™ T8100 H.100/H.110 Interface and Time-Slot Interchanger

Agere -> LSI Corporation 

Ambassador T8100

H.100/H.110 Interface and Time-Slot Interchanger

Preliminary Data Sheet

August 1998

1 Product Overview (continued)

1.3 Pin Information (continued)

Table 2. Pin Descriptions: Local Streams Pins

Symbol

LDI[15:8]

LDI[7:0]

LDO[15:12]

LDO[11:8]

LDO[7:4]

LDO[3:0]

Pin

201—194

192—185

182—179

177—174

172—169

167—164

Ball

A3, B4, C5, D6, A4, B5, C6, A5

B6, A6, C7, D7, B7, A7, C8, B8

C9, A9, B9, A10

B10, A11, C10, B11

D11, C11, B12, A13

B13, A14, C13, D12

Type

I

O

Name/Description

Local Data Input Streams. 50 kΩ inter-

nal pull-up.

Local Data Output Streams. 8 mA

drive, 3-state.

Table 3. Pin Descriptions: H-Bus Pins

Symbol

CT_D[31:28]

CT_D[27:24]

CT_D[23:20]

CT_D[19:16]

CT_D[15:12]

CT_D[11:10]

CT_D[9:8]

CT_D[7:4]

CT_D[3:2]

CT_D[1:0]

/CT_FRAME_A

/CT_FRAME_B

/FR_COMP

CT_NETREF

CT_C8_A

CT_C8_B

DPUE

Pin

162—159

157—154

152—149

147—144

142—139

137—136

134—133

131—128

126—125

123—122

120

114

115

116

118

112

4

Ball

A15, D13, C14, B15

A17, C16, D15, E14

C17, D16, E15, F14

D17, E16, F15, E17

F16, F17, G15, G14

G16, G17

H15, H16

H17, J15, J17, J16

K17, K16

L17, K15

L14

P17

M15

N17

M16

M14

D3

Type

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I

Name/Description

H-Bus, Data Lines. Variable rate 2 Mbits/s,

4 Mbits/s, 8 Mbits/s. 5 V tolerant, PCI compliant,

50 kΩ internal pull-up.

To conform to H.100, connect an external 24 Ω

series, 1/8 W resistor between each pin and the

bus. Also, data lines 16—31 should be pro-

grammed to 8 Mbits/s.

H-Bus, 8 kHz, Frame. 5 V tolerant, PCI compliant,

24 mA drive, Schmitt in. No pull-up.

H-Bus, Alternate 8 kHz Frame. 5 V tolerant, PCI

compliant, 24 mA drive. Schmitt in. No pull-up.

H-Bus, Compatibility Frame Signal. 24 mA drive,

Schmitt in, 50 kΩ internal pull-up.

H-Bus, Network Reference. 8 kHz, 2.048 MHz, or

1.544 MHz. 8 mA drive, slew rate limited, Schmitt

in. Not internally pulled up.

H-Bus, Main Clock. 5 V tolerant, PCI compliant,

24 mA drive, Schmitt in. No pull-up.

H-Bus, Alternate Main Clock. 5 V tolerant, PCI

compliant, 24 mA drive, Schmitt in. No pull-up.

Data Pull-Up Enable. High enables pull-ups on

CT_Dxx only for H.100, low disables for H.110.

50 kΩ internal pull-up.

8

Lucent Technologies Inc.

Share Link: