datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

HD66724 Просмотр технического описания (PDF) - Hitachi -> Renesas Electronics

Номер в каталоге
Компоненты Описание
Список матч
HD66724
Hitachi
Hitachi -> Renesas Electronics Hitachi
HD66724 Datasheet PDF : 117 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
HD66724/HD66725
Table 2 Pin Functional Description (cont)
Signals
VLOUT
Number of
Pins
I/O
4
O
C1+, C1– 10
C2+, C2– 8
RESET* 2
I
OPOFF 1
I
VccDUM 1
O
GNDDUM 1
O
TEST
1
I
VTEST1– 3
VTEST3
Connected to Functions
VLCD pin/booster Potential difference between Vci and GND is boosted
capacitance twice or three times and then output. Magnitude of
boost is selected by instruction.
Booster
capacitance
External capacitance should be connected here when
using the double or triple booster.
Booster
capacitance
External capacitance should be connected here when
using the triple booster. Must be left disconnected
only when using the double booster.
MPU or external Reset pin. Initializes the LSI when low.
R-C circuit
Must reset after power-on.
VCC or GND
Turns the internal operational amplifier off when
OPOFF = VCC, and turns it on when OPOFF = GND.
If the amplifier is turned off (OPOFF = VCC), V1 to V5
must be supplied to the V1OUT to V5OUT pins.
Input pins
Input pins
Outputs the internal VCC level; shorting this pin sets
the adjacent input pin to the VCC level.
Outputs the internal GND level; shorting this pin sets
the adjacent input pin to the GND level.
GND
Test pin. Must be fixed at GND level.
Test pins. Must be left disconnected.
18

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]