MH16V6445BWJ-6 Просмотр технического описания (PDF) - MITSUBISHI ELECTRIC
Номер в каталоге
Компоненты Описание
Список матч
MH16V6445BWJ-6
MITSUBISHI ELECTRIC
MH16V6445BWJ-6 Datasheet PDF : 22 Pages
| |||
Preliminary Spec.
Specifications subject to
change without notice.
MITSUBISHI LSIs
MH16V6445BWJ -5, -6
HYPER PAGE MODE 1073741824 - BIT ( 16777216 - WORD BY 64 - BIT ) DYNAMIC RAM
Hyper Page Mode Cycle (Read, Early Write, Read -Write, Read-Modify-Write Cycle,
Read Write Mix Cycle,Hi-Z control by /OE or /W) (Note 25)
Symbol
Parameter
tHPC Hyper page mode read/write cycle time
tHPRWC Hyper page mode read write/read modify write cycle time
tDOH Output hold time from /CAS low
tRAS /RAS low pulse width for read write cycle (Note26)
tCP
/CAS high pulse width
(Note27)
tCPRH /RAS hold time after /CAS precharge
tCPWD Delay time, /CAS precharge to W low
(Note24)
Limits
-5
Min
Max
Min
20
25
55
66
5
5
65 100000
77
8
13
10
28
33
43
50
-6
Max
100000
16
Unit
ns
ns
ns
ns
ns
ns
ns
tCHOL Hold time to maintain the data Hi-Z until /CAS access
7
tOEPE /OE Pulse width (Hi-Z control)
7
tWPE /W Pulse width (Hi-Z control)
7
7
ns
7
ns
7
ns
tHCWD Delay time, /CAS low to /W low after read
28
32
ns
tHAWD Delay time, Address to /W low after read
40
47
ns
tHPWD Delay time, /CAS precharge to /W low after read
43
50
ns
tHCOD Delay time, /CAS low to /OE high after read
13
15
ns
tHAOD Delay time, Address to /OE high after read
25
30
ns
tHPOD Delay time, /CAS precharge to /OE high after read
28
33
ns
Note 25: All previously specified timing requirements and switching characteristics are applicable to their respective Hyper page mode cycle.
26: tRAS(min) is specified as two cycles of /CAS input are performed.
27: tCP(max) is specified as a reference point only. If tCP ≥ tCP(max),access time is controlled exclusively by tCAC.
/CAS before /RAS Refresh Cycle (Note 28)
Symbol
Parameter
tCSR
tCHR
tRSR
tRHR
/CAS setup time before /RAS low
/CAS hold time after /RAS low
Read setup time before /RAS low
Read hold time after /RAS low
Limits
-5
-6
Min
Max
Min
Max
5
5
10
10
10
10
10
10
Note 28: Eight or more /CAS before /RAS cycles instead of eight /RAS cycles are necessary for proper operation of /CAS before /RAS refresh
mode.
Unit
ns
ns
ns
ns
MIT-DS-0239-0.0
MITSUBISHI
ELECTRIC
( 8 / 22 )
28/Jul./1998
Share Link: