MBM30LV0064 Просмотр технического описания (PDF) - Fujitsu

Номер в каталоге

Компоненты Описание

Список матч

MBM30LV0064

FLASH MEMORY CMOS 64M (8M × 8) BIT NAND-type

Fujitsu 

MBM30LV0064

Page Program: 80h, 10h

The device is programmed either by the page or partial page. Programming is done by issuing the 80h command

followed by three address cycles then serial data input. The 80h command may be preceded by either 00h, 01h

or 50h to set the pointer to either the first half page, second half page, or spare area respectively. If the pointer

command is not specifically issued, its location is determined by its previous use (see Application Note (2) ).

After the serial data input, any column address which did not receive new data will not be programmed. This

enables a page to be partially programmed. After the data has been entered, the 10h command will initiate the

embedded programming process. If the 10h command is issued without loading any new data, programming

will not be initiated. A given page may not be partially programmed more than ten consecutive times without an

intervening erase operation. During the programming cycle, the R/B pin or Status Register bit I/O6 may be used

to monitor the completion of the programming cycle. Only the Reset and Read Status commands are valid while

programming is in progress. After programming, the Status Register bit I/O0 should be checked to verify whether

the procedure was successful or not.

R/B

I/O0 to I/O7

80h Address and Data Input 10h

Figure 5 Page Program

70h I/O0

0 = Pass

1 = Fail

Block Erase: 60h

The device data is erased in a block consisting of sixteen pages. The erase operation begins with the 60h

command followed by two address cycles in which the block to be erased is entered. While the two address

cycles require A22 to A9 to be entered, A12 to A9 are don’t care bits. Once the block address is successfully loaded,

the D0h command is entered to initiate the erase operation. The R/B signal may be used to monitor the completion

of the cycle. Upon completion, the Status Register bit I/O0 should be used to verify a successful erase.

R/B

I/O0 to I/O7

60h

Address Input

D0h

Figure 6 Block Erase

70h I/O0

0 = Pass

1 = Fail

11

Share Link: