CD4001 Просмотр технического описания (PDF) - Fairchild Semiconductor

Номер в каталоге

Компоненты Описание

Список матч

CD4001

Quad 2-Input NOR Buffered B Series Gate • Quad 2-Input NAND Buffered B Series Gate

Fairchild Semiconductor 

Schematic Diagrams

CD4001BC

1/4 of device shown

J=A+B

Logical “1” = HIGH

Logical “0” = LOW

All inputs protected by standard

CMOS protection circuit.

CD4011BC

1/4 of device shown

J=A•B

Logical “1” = HIGH

Logical “0” = LOW

All inputs protected by standard

CMOS protection circuit.

www.fairchildsemi.com

2

Share Link: