AD7482AST Просмотр технического описания (PDF) - Analog Devices
Номер в каталоге
Компоненты Описание
Список матч
AD7482AST Datasheet PDF : 16 Pages
| |||
SPECIFICATIONS (continued)
AD7482
(VDD = 5 V ± 5%, AGND = DGND = 0 V, VREF = External, fSAMPLE = 3 MSPS; all specifications TMIN
to TMAX and valid for VDRIVE = 2.7 V to 5.25 V, unless otherwise noted.)
Parameter
Specification
Unit
Test Conditions/Comments
POWER REQUIREMENTS
VDD
VDRIVE
5
2.7
5.25
IDD
Normal Mode (Static)
12
Normal Mode (Operational)
18
NAP Mode
0.5
Standby Mode
2
0.5
Power Dissipation
Normal Mode (Operational)
90
NAP Mode
2.5
Standby Mode6
10
V
V min
V max
mA max
mA max
mA max
µA max
µA typ
mW max
mW max
µW max
± 5%
CS and RD = Logic 1
NOTES
1Temperature range is as follows: –40°C to +85°C.
2SNR and SINAD figures quoted include external analog input circuit noise contribution of approximately 1 dB.
3See Typical Performance Characteristics section for analog input circuits used.
4See Terminology section.
5Sample tested @ 25°C to ensure compliance.
6Digital input levels at GND or VDRIVE.
Specifications subject to change without notice.
TIMING CHARACTERISTICS* (VDD = 5 V ± 5%, AGND = DGND = 0 V, VREF = External; all specifications TMIN to TMAX and valid for
VDRIVE = 2.7 V to 5.25 V, unless otherwise noted.)
Parameter
Symbol
Min
Typ
Max
Unit
DATA READ
Conversion Time
tCONV
Quiet Time before Conversion Start
tQUIET
100
CONVST Pulsewidth
t1
5
CONVST Falling Edge to BUSY Falling Edge
t2
CS Falling Edge to RD Falling Edge
t3
0
Data Access Time
t4
CONVST Falling Edge to New Data Valid
t5
BUSY Rising Edge to New Data Valid
t6
Bus Relinquish Time
t7
10
RD Rising Edge to CS Rising Edge
CS Pulsewidth
t8
0
t14
30
RD Pulsewidth
t15
30
300
ns
ns
ns
20
ns
ns
25
ns
30
ns
5
ns
ns
ns
ns
ns
DATA WRITE
WRITE Pulsewidth
t9
5
ns
Data Setup Time
t10
2
ns
Data Hold Time
t11
6
ns
CS Falling Edge to WRITE Falling Edge
t12
5
ns
WRITE Falling Edge to CS Rising Edge
t13
0
ns
*All timing specifications given above are with a 25 pF load capacitance. With a load capacitance greater than this value, a digital buffer or latch must be used.
Specifications subject to change without notice.
REV. 0
–3–
Share Link: 