74HC20-Q100 Просмотр технического описания (PDF) - NXP Semiconductors.

Номер в каталоге

Компоненты Описание

Список матч

74HC20-Q100

Dual 4-input NAND gate

NXP Semiconductors. 

Nexperia

4. Functional diagram

74HC20-Q100; 74HCT20-Q100

Dual 4-input NAND gate

$



%



&



'



$



 %

&



'



<



<



DDD

Fig 1. Functional diagram

 $

 %

 &

 '

 $

 %

 &

 '

Fig 2. Logic symbol

<



<



DDD





















DDD

Fig 3. IEC Logic symbol

5. Pinning information

5.1 Pinning

$

%

&

'

Fig 4. Logic diagram

<

DDD

+&4

+&74

$ 

% 

QF 

& 

' 

< 

*1' 

 9&&

 '

 &

 QF

 %

 $

 <

DDD

Fig 5. Pin configuration SOT108-1

+&4

+&74

$ 

% 

QF 

& 

' 

< 

*1' 

 9&&

 '

 &

 QF

 %

 $

 <

DDD

Fig 6. Pin configuration SOT402-1

74HC_HCT20_Q100

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 1 — 17 July 2012

© Nexperia B.V. 2017. All rights reserved

2 of 14

Share Link: