NXP Semiconductors
74HC4024
7-stage binary ripple counter
PULSE
VI
GENERATOR
VCC
VO
DUT
RT
CL
mna101
Fig 7.
Test data is given in Table 8.
Definitions for test circuit:
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
CL = Load capacitance including jig and probe capacitance.
Test circuit for measuring switching times
Table 8. Test data
Supply
Input
VCC
VI
2.0 V
VCC
4.5 V
VCC
6.0 V
VCC
5.0 V
VCC
tr, tf
6 ns
6 ns
6 ns
6 ns
Load
CL
50 pF
50 pF
50 pF
15 pF
74HC4024
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 6 — 23 August 2012
© NXP B.V. 2012. All rights reserved.
11 of 19