CS8411-CP Просмотр технического описания (PDF) - Unspecified

Номер в каталоге

Компоненты Описание

Список матч

CS8411-CP

Digital Audio Interface Receiver

Unspecified 

CS8411 CS8412

GENERAL DESCRIPTION

The CS8411/12 are monolithic CMOS circuits that

receive and decode audio and digital data accord-

ing to the AES/EBU, IEC958, S/PDIF, and EIAJ

CP-340 interface standards. Both chips contain

RS422 line receivers and Phase-Locked Loops

(PLL) that recover the clock and synchronization

signals, and de-multiplex the audio and digital data.

The CS8411 contains a configurable internal buffer

memory, read via a parallel port, which can buffer

channel status, user, and optionally auxiliary data.

The CS8412 de-multiplexes the channel status, us-

er, and validity information directly to serial output

pins with dedicated pins for the most important

channel status bits. Both chips also contain exten-

sive error reporting as well as incoming sample fre-

quency indication for auto-set applications.

Familiarity with the AES/EBU and IEC958 speci-

fications are assumed throughout this document.

The App Note, Overview of Digital Audio Inter-

face Data Structures, contains information on digi-

tal audio specifications; however, it is not meant to

be a complete reference. To guarantee compliance,

the proper standards documents should be ob-

tained. The AES/EBU standard, AES3-1985,

should be obtained from the Audio Engineering

Society or ANSI (ANSI document # ANSI S4.40-

1985); the IEC958 standard from the International

Electrotechnical Commission; and the EIAJ CP-

340 standard from the Japanese Electronics Bu-

reau.

Line Receiver

The RS422 line receiver can decode differential as

well as single ended inputs. The receiver consists

of a differential input Schmitt trigger with 50 mV

of hysteresis. The hysteresis prevents noisy signals

from corrupting the phase detector. Appendix A

contains more information on how to configure the

line receivers for differential and single ended sig-

nals.

Clocks and Jitter Attenuation

The primary function of these chips is to recover

audio data and low jitter clocks from a digital audio

transmission line. The clocks that can be generated

are MCK (256 × FS), SCK (64 × FS), and FSYNC

(FS or 2 × FS). MCK is the output of the voltage

controlled oscillator which is a component of the

PLL. The PLL consists of phase and frequency de-

tectors, a second-order loop filter, and a voltage

controlled oscillator. All components of the PLL

are on chip with the exception of a resistor and ca-

pacitor used in the loop filter. This filter is connect-

ed between the FILT pin and AGND. The closed-

loop transfer function, which specifies the PLL's

jitter attenuation characteristics, is shown in Figure

3. Since most data jitter introduced by the transmis-

sion line is high in frequency, it will be strongly at-

tenuated.

Multiple frequency detectors are used to minimize

the time it takes the PLL to lock to the incoming

data stream and to prevent false lock conditions.

When the PLL is not locked to the incoming data

stream, the frequency detectors pull the VCO fre-

quency within the lock range of the PLL. When no

digital audio data is present, the VCO frequency is

pulled to its minimum value.

As a master, SCK is always MCK divided by four,

producing a frequency of 64 × FS. In the CS8411,

FSYNC can be programmed to be a divided version

of MCK or it can be generated directly from the in-

coming data stream. In the CS8412, FSYNC is al-

ways generated from the incoming data stream.

When FSYNC is generated from the data, its edges

are extracted at times when intersymbol interfer-

ence is at a minimum. This provides a sample fre-

quency clock that is as spectrally pure as the digital

audio source clock for moderate length transmis-

sion lines. For long transmission lines, the CS8411

can be programmed to generate FSYNC from

MCK instead of from the incoming data.

DS61F1

7

Share Link: