datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

W83194BR-911 Просмотр технического описания (PDF) - Winbond

Номер в каталоге
Компоненты Описание
Список матч
W83194BR-911 Datasheet PDF : 25 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
W83194BR-911, W83194BG-911
STEPLESS CLOCK FOR VIA PT/PM CHIPSET
5.5 Power Management Pins
PIN
PIN NAME
TYPE
DESCRIPTION
34 VTT_PWRGD
IN Power good input signal is power on trapping with HIGH
active. This 3.3V input is level sensitive strobe used to
determine FS [4:0]. This pin is HIGH active.
PD#*
INtp120k Power Down Function. This is power down pin, low active
(PD#).
Internal 120K pull up
46 IREF
OUT   Deciding the reference current for the CPUCLK pairs.
The pin was connected to the precision resistor tied to
ground to decide the appropriate current.
45 RESET#
OD System reset signal when the watchdog is time out. This pin
will generate 250ms low phase when the watchdog timer is
timeout.
5.6 IREF selects Function
BOARD TARGET
TRACE/TERM Z
REFERENCE R, IREF =
ADD/(3*RR)
50
50
Rr =221 1%
IREF = 5.00mA
Rr =475 1%
IREF = 2.32mA
OUTPUT
CURRENT
Ioh=4*IREF
Ioh=6*IREF
VOH @ Z
1.0V @ 50
0.7V @ 50
5.7 Power Pins
PIN
PIN NAME
4
VDDREF
11,18,22
VDDPCI
28
VDDAGP
41
VDDCPU
26
VDD48
35
VDD2.5
48
7,12,19,25,29,
38,44,47
VDDA
GND
TYPE
DESCRIPTION
PWR 3.3V power supply for REF.
PWR 3.3V power supply for PCI.
PWR 3.3V power supply for AGP.
PWR 3.3V power supply for CPU.
PWR 3.3 power supply for 48MHz.
PWR 2.5V power supply for 25MHz.
PWR 3.3V power for Analog power
PWR Ground pin
Publication Release Date: March 2006
-5-
Revision 0.71

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]