CVSD Codec
1.7.1.3 Operating Characteristics (continued)
Timing Diagram
ENCODER
CLOCK
tCH
t DATA CLOCKED IF
ENCODER DATA
OUTPUT
ENCODER TIMING
tCH
tCL
tIR
DECODER
CLOCK
tPCO
DECODER TIMING
DATA CLOCKED
DECODER DATA
INPUT
ENCODER
OUTPUT
HIGH Z
tSU
tH
DATA TRUE TIME
MULTIPLEXING FUNCTION
DATA ENABLE
tDR
HIGH Z
tDF
CMX639
Figure 4 Serial Bus Timing
For the following conditions unless otherwise specified:
Xtal Frequency = 1.024 MHz, VDD = 3.0V to 5.0V, Tamb = - 40°C to +85°C.
Serial Bus Timing (ref. Figure 4)
Notes Min. Typ.
Max.
tCH
tCL
tIR
tIF
tSU
tH
tSU +tH
tPCO
tDR
tDF
Clock 1 pulse width
Clock 0 pulse width
Clock rise time
Clock fall time
Data set-up time
Data hold time
Data true time
Clock to output delay time
Data rise time
Data fall time
1.0
1.0
0
100
100
450
600
1.5
750
100
100
Units
µs
µs
ns
ns
ns
ns
µs
ns
ns
ns
© 2000 Consumer Microcircuits Limited
12
CMX639/2