RF5C396 Просмотр технического описания (PDF) - RICOH Co.,Ltd.
Номер в каталоге
Компоненты Описание
Список матч
RF5C396 Datasheet PDF : 93 Pages
| |||
RF5C296/RF5C396L/RB5C396/RF5C396
FUNCTIONAL DESCRIPTION
RF5C296 (RF5C396) is a controller for supporting one (two) card slot compliant to PCMCIA2.1/JEIDA4.2 68pin
standard. Direct connection to the card slot is allowed due to the complete buffering of signals to the card.
RF5C296/RF5C396 can also interface directly to the ISA bus.
1. Address Mapping
Each socket has five independently enabled and controlled system memory address mapping windows and two
independently enabled and controlled system I/O address mapping windows.
Some portions of 64MB common memory and 64MB attribute memory spaces on the PC Cards can be mapped
into the smaller 16MB ISA address space.
Mapping of each system memory window can start and stop on any 4kB boundary of ISA system memory above
64kB except for I/O address space of 0000h to 0FFFFh by setting the system memory mapping start register, sys-
tem memory mapping stop register, and card memory offset register. The summation result (in 2's complement) of
the value in the card memory offset register and ISA system address value will result in the memory card address.
Each window has independent control of data bus size, the number of wait cycles, and the selection of common
memory area or attribute memory area.
PCMCIA Socket Memory
Address Space
3FF FFFFh=64MB
System Memory Window:
Memory Map End Address
D000:FFFFh
Memory Map Start Address
D000:0000h
ISA Memory
Address Space
Resulting PCMCIA
Socket Memory Window:
Mapping
End Address
000 FFFFh
Start Address
000 0000h
Memory Map Address
Offset=3F30XXXh
= –00D0000h(two's complement when negative offset)
Each I/O window can be mapped with 1byte resolution between 0000h to 0FFFFh in the ISA system address
space by setting the I/O start address register and the I/O stop address register. I/O mapping is not allowed during
the DMA cycle.
18
Share Link: 