datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

AD7013ARS Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге
Компоненты Описание
производитель
AD7013ARS
ADI
Analog Devices ADI
AD7013ARS Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD7013
Rx SAMPLING VERNIER
IRx OFFSET ADJUST
QRx OFFSET ADJUST
COMMAND REGISTER
AUX DAC1
AUX DAC2
AUX DAC3
6-BIT LOAD DATA BUFFER
DB9 – DB0
A3 – A0
MSB
16-BIT SERIAL WORD
S1, S0
LSB
Figure 6. AD7013 Registers
DATA IN
Table I. Description and Address Map for AD7013 Internal Registers
Register
Name
Address
Register Reset
A3 A2 A1 A0 Size
State
COMMAND 0 0 1 0 9 Bits All Zeros
VERNIER 0 1 0 0 4 Bits All Zeros
IRx OFFSET 0 1 0 1 10 Bits All Zeros
QRx OFFSET 0 1 1 0 10 Bits All Zeros
AUX DAC1 0 1 1 1 10 Bits All Zeros
AUX DAC2 1 0 0 0 8 Bits
All Zeros
AUX DAC3 1 0 0 1 8 Bits
All Zeros
RESET
0 0 0 1 N/A
N/A
6-Bit LOAD 0 0 1 1 N/A
N/A
N/A
0 0 0 0 N/A
N/A
N/A
1 1 1 1 N/A
N/A
Description
The COMMAND register is used to select various operating modes
of the AD7013. A detailed description of the COMMAND register
is given in Table II.
The VERNIER register allows additional group delay to be
introduced into the I and Q ADCs. This provides a means to vary
the ADC sampling instant.
The contents of the IRx OFFSET register are substracted from the
I channel ADC word. When autocalibration is selected, this register
is automatically loaded by the AD7013 at the beginning of
a normal operation. When user calibration is selected, this register
can be externally loaded with a twos complement offset 10-bit
word to be subtracted from subsequent ADC samples.
The contents of the QRx OFFSET register are substracted from
the Q channel ADC word. When auto calibration is selected, this
register is automatically loaded by the AD7013 at the beginning of
a normal operation. When user calibration is selected this register
can be externally loaded with a twos complement offset 10-bit
word to be subtracted from subsequent ADC samples.
The 10-bit auxiliary DAC current output is determined by this register.
The output current is equal to {AUX DAC1FULL SCALE * N/210} where
N is the 10-bit word contained in the AUX DAC1 register and
AUX DAC1FULL SCALE is determined by the value of RSET connected
between FSADJUST and AGND.
The 8-bit auxiliary DAC current output is determined by this register.
The output current is equal to {AUX DAC1FULL SCALE * N/28}
where N is the 8-bit word contained in the AUX DAC2 register
and AUX DAC2FULL SCALE is determined by the value of RSET
connected between FS ADJUST and AGND.
The 8-bit auxiliary DAC current output is determined by this register.
The output current is equal to {AUX DAC3FULL SCALE * N/28}
where N is the 8-bit word contained in the AUX DAC3 register
and AUX DAC3FULL SCALE is determined by the value of RSET
connected between FS ADJUST and AGND.
When this address in selected, all of the internal registers are initialized
to their reset state.
When this address is used, a special loading sequence, as shown in
Table IV, is used to write to any of the internal registers.
No Action.
No Action.
REV. A
–9–

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]