AD7013ARS Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге

Компоненты Описание

производитель

AD7013ARS

CMOS TIA IS-54 Baseband Receive Port

Analog Devices 

SSOP Pin

Number

Mnemonic

POWER SUPPLY

1

VAA

21

VDD

10, 25, 27

16

AGND

DGND

ANALOG SIGNAL AND REFERENCE

28

BYPASS

2, 4

IRx, IRx

6, 8

QRx, QRx

3, 5

AUX IRx, AUX IRx

7, 9

AUX QRx, AUX QRx

24

3, 22

26

AUX DAC1

AUX DAC2, AUX DAC3

FS ADJUST

SERIAL INTERFACE AND CONTROL

20

MCLK

19

DxCLK

17

FRAME IN

18

DATA IN

15

FRAME OUT

11

MODE1

RECEIVE INTERFACE AND CONTROL

14

RxCLK

12

RxFRAME

13

RxDATA

PIN FUNCTION DESCRIPTIONS

AD7013

Function

Positive Power Supply for Analog section. A 0.1 µF decoupling capacitor should be

connected between this pin and AGND.

Positive Power Supply for Digital section. A 0.1 µF decoupling capacitor should be

connected between this pin and DGND. Both VAA and VDD should be externally

tied together.

Analog Ground.

Digital Ground. Both AGND and DGND should be externally tied together.

Reference Decoupling Output. A 10 nF decoupling capacitor should be connected

between this pin and AGND.

Differential Analog Inputs for the I receive channel. These are the primary receive

analog inputs and are selected by setting CR12 to a zero in the command register.

Differential Analog Inputs for the Q receive channel. These are the primary receive

analog inputs and are selected by setting CR12 to a zero in the command register.

Auxiliary Differential Analog Inputs for the I receive channel. The Auxiliary inputs

are selected by setting CR12 to a one in the command register.

Auxiliary Differential Analog Inputs for the Q receive channel. The Auxiliary inputs

are selected by setting CR12 to a one in the command register.

Analog output from the 10-bit auxiliary DAC.

Analog outputs from the 8-bit auxiliary DACs.

An external resistor is connected from this pin to ground to determine the full-

scale current for AUX DAC1, AUX DAC2, and AUX DAC3.

Master Clock, Digital Input. When operating in IS-54 Digital mode this pin should

be driven by a 6.2208 MHz CMOS compatible clock source and 5.12 MHz clock

source for Analog Mode.

Transmit Clock, Digital Output. This is a continuous clock equal to MCLK/2 which

can be used to clock the serial port of a DSP.

Digital Input. This is used to frame the clocking in of 16-bit words for the control

registers serial interface.

Digital Input. Transmit Serial Data, digital input. This pin is used to clock in

data for the serial interface on the rising edge of DxCLK.

Digital Output. This output represents a buffered version of FRAME IN and is

controlled by the MODE1 pin. This pin can be used to daisy chain the

FRAME IN signal.

Digital Input. This pin determines the state of FRAME OUT. When MODE1 is high,

FRAME IN is buffered and made available on FRAME OUT.

When MODE1 is low, FRAME OUT is in 3-STATE.

Output Clock for the receive section interface.

Synchronization output for framing I and Q data at the receive interface.

Receive Data, digital output. I and Q data are available at this pin via a 16-bit serial

interface. Data is valid on the falling edge of RxCLK. I and Q data are clocked out

as two 16-bits words, with the I word being clocked first. The last bit in each 16-bit

word is a I/Q flag bit, indicating whether that word is an I word or a Q word.

REV. A

–5–

Share Link: