CXD3008Q Просмотр технического описания (PDF) - Sony Semiconductor
Номер в каталоге
Компоненты Описание
производитель
CXD3008Q Datasheet PDF : 131 Pages
| |||
CXD3008Q
Contents
[1] CPU Interface
§ 1-1. CPU Interface Timing .................................................................................................................... 12
§ 1-2. CPU Interface Command Table .................................................................................................... 12
§ 1-3. CPU Command Presets ................................................................................................................ 23
§ 1-4. Description of SENS Signals ......................................................................................................... 30
[2] Subcode Interface
§ 2-1. P to W Subcode Readout .............................................................................................................. 56
§ 2-2. 80-bit Sub-Q Readout.................................................................................................................... 56
[3] Description of Modes
§ 3-1. CLV-N Mode.................................................................................................................................. 63
§ 3-2. CLV-W Mode ................................................................................................................................. 63
§ 3-3. CAV-W Mode................................................................................................................................. 63
§ 3-4. VCO-C mode ................................................................................................................................. 64
[4] Description of Other Functions
§ 4-1. Channel Clock Regeneration by Digital PLL Circuit ...................................................................... 67
§ 4-2. Frame Sync Protection .................................................................................................................. 69
§ 4-3. Error Correction ............................................................................................................................. 69
§ 4-4. DA Interface................................................................................................................................... 70
§ 4-5. Digital Out...................................................................................................................................... 72
§ 4-6. Servo Auto Sequence.................................................................................................................... 73
§ 4-7. Digital CLV..................................................................................................................................... 81
§ 4-8. Playback Speed............................................................................................................................. 82
§ 4-9. Asymmetry Correction ................................................................................................................... 83
§ 4-10. CD TEXT Data Demodulation ....................................................................................................... 84
[5] Description of Servo Signal Processing System Functions and Commands
§ 5-1. General Description of Servo Signal Processing System.............................................................. 86
§ 5-2. Digital Servo Block Master Clock (MCK) ....................................................................................... 87
§ 5-3. DC Offset Cancel [AVRG Measurement and Compensation] ....................................................... 88
§ 5-4. E: F Balance Adjustment Function ................................................................................................ 89
§ 5-5. FCS Bias Adjustment Function...................................................................................................... 89
§ 5-6. AGCNTL Function ......................................................................................................................... 91
§ 5-7. FCS Servo and FCS Search ......................................................................................................... 93
§ 5-8. TRK and SLD Servo Control ......................................................................................................... 94
§ 5-9. MIRR and DFCT Signal Generation .............................................................................................. 95
§ 5-10. DFCT Countermeasure Circuit ...................................................................................................... 96
§ 5-11. Anti-Shock Circuit .......................................................................................................................... 96
§ 5-12. Brake Circuit .................................................................................................................................. 97
§ 5-13. COUT Signal ................................................................................................................................. 98
§ 5-14. Serial Readout Circuit.................................................................................................................... 98
§ 5-15. Writing to Coefficient RAM ............................................................................................................ 99
§ 5-16. PWM Output .................................................................................................................................. 99
§ 5-17. Servo Status Changes Produced by LOCK Signal........................................................................ 100
§ 5-18. Description of Commands and Data Sets ..................................................................................... 100
§ 5-19. List of Servo Filter Coefficients...................................................................................................... 121
§ 5-20. Filter Composition.......................................................................................................................... 123
§ 5-21. TRACKING and FOCUS Frequency Response ............................................................................ 129
[6] Application Circuit .................................................................................................................................. 130
Explanation of abbreviations
AVRG:
AGCNTL:
FCS:
TRK:
SLD:
DFCT:
Average
Auto gain control
Focus
Tracking
Sled
Defect
– 11 –
Share Link: 