datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

ML53612 Просмотр технического описания (PDF) - Oki Electric Industry

Номер в каталоге
Компоненты Описание
Список матч
ML53612 Datasheet PDF : 68 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ML53612
H.100/H.110CT Bus System Interface and Time-Slot Interchange
1.0 DESCRIPTION
The ML53612 is a complete CT Bus system interface and time-slot interchange device that provides a
cost-effective connection between a computer board’s telephony interfaces or signal processing resources
and the CT Bus. The ML53612 is an evolution of existing time-slot interchange ICs which offers seamless
interoperability with SCbus devices.
A key element in computer telephony (CT) equipment is the auxiliary telecom bus. Most manufacturers
of high-capacity CT equipment have used one or more types of telecom buses to transport and switch
low-latency communications traffic between boards within the computer, bypassing the computer’s
main I/O and memory buses. To simplify the integration of devices that incorporate a telecom bus, the
Enterprise Computer Telephony Forum (ECTF) developed a standard bus (H.100/H.110 CT Bus™) that
provides compatibility modes with the most prevalent telecom buses today (SCbus™ and MVIP-90™),
as well as the capacity and feature set needed to support the next generation of high capacity CT servers.
The new CT Bus is embraced by Dialogic under the Signal Computing System Architecture™ (SCSA™)
umbrella of open standards for building interoperable CT systems.
The ML53612 runs in both 4 MHz and 8 MHz SCbus modes and supports the switching features needed
to integrate CT Bus devices with 4 MHz SCbus, 8 MHz SCbus, and 2 MHz MVIP-90 devices. Because the
H.100/H.110 CT Bus uses an identical switching model and clock speeds to that used for the SCbus,
developers have unparalleled flexibility in integrating these two types of devices, or in transitioning
from one type to the other.
The ML53612 takes full advantage of the mandatory and optional features defined in the ECTF H.100
and H.110 interoperability specifications. It is a non-blocking 128 x 4096 time-slot switch, interfacing up
to 128 ports on its parent device to any of the 4096 time-slots on the new CT Bus. The number of local
time-slots available makes it easier to design low- to medium-density CT hardware, supporting up to
two network interfaces or 64 voice processing ports per chip.
This powerful chip is offered in an ultra slim profile (176-pin LQFP package, with a 24 mm x 24 mm x 1.4
mm body size) that makes it possible to mount the chip on either side of the board. The chip is fully soft-
ware programmable, and can be controlled by a variety of microprocessors, including Intel and Motorola
in both multiplexed and nonmultiplexed modes.
Oki Semiconductor
1

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]