STK12C68 Просмотр технического описания (PDF) - Cypress Semiconductor
Номер в каталоге
Компоненты Описание
Список матч
STK12C68 Datasheet PDF : 24 Pages
| |||
STK12C68
Software Controlled STORE/RECALL Cycle
The software controlled STORE/RECALL cycle follows. [18]
Parameter
Alt
tRC[14]
tSA[17]
tCW[17]
tHACE[17]
tRECALL
tAVAV
tAVEL
tELEH
tELAX
Description
STORE/RECALL Initiation Cycle Time
Address Setup Time
Clock Pulse Width
Address Hold Time
RECALL Duration
25 ns
Min Max
25
0
20
20
20
35 ns
Min Max
35
0
25
20
20
45 ns
Unit
Min Max
45
ns
0
ns
30
ns
20
ns
20 μs
Switching
ADDRESS
CE
OE
DQ (DATA)
WavefotSrAmNADDoDAIFtRtnTtSiRAREgCCpStVEueHSArrAcoLeC#oIEdD11mu2c.mtiCeoEnndCteoodnstufrooprlpleNodertSwoofnDtwgeoasriineggnSsTp.OroRdAEuD/RDctRtERiEoCCSnADSALp#TLr6AoCVgAyrLcaIDlmetST[s1O8HRo]IEGn/HltIyMR.EPCEADLALNCE
Notes
17. The software sequence is clocked on the falling edge of CE without involving OE (double clocking aborts the sequence).
18. The six consecutive addresses must be read in the order listed in Table 1 on page 7. WE must be HIGH during all six consecutive cycles.
Document Number: 001-51027 Rev. *C
Page 15 of 24
[+] Feedback
Share Link: 