PLL103-02 Просмотр технического описания (PDF) - Unspecified
Номер в каталоге
Компоненты Описание
Список матч
PLL103-02 Datasheet PDF : 7 Pages
| |||
PLL103-02
DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
Address Assignment A6
A5
1
A4
0
A3
1
A2
0
A1
0
A0
1
R/W
_
Receiver/Transmitter
Data Transfer Rate
Provides both slave write and
Standard mode at 100kbits/s
This serial protocol is designed to allow both blocks write and read from the controller. The
bytes must be accessed in sequential order from lowest to highest byte. Each byte transferred
terminate the transfer. The write or read block both begins with the master sending a slave
address and a write condition (0xD2) or a read condition (0xD3).
Following the acknowledge of this address byte, in Write Mode: the Command Byte and Byte
Count Byte must be sent by the master but ignored by the slave, in Read Mode: the Byte
Count Byte will be read by the master then all other Data Byte. Byte Count Byte default at
power-up is = (0x09).
I2C CONTROL REGISTERS
1. BYTE 6: Outputs Register (1=Enable, 0=Disable)
Bit
Pin#
Default Description
Bit 7
48
1
SEL_DDR ( I2C is ready only, value is set through pin48 )
Bit 6
-
Bit 5
-
0
Enhanced SDRAM Drive. 1 = Enhanced 25%
0
Enhanced DDR Drive. 1 = Enhanced 25%
Bit 4
-
Bit 3
45, 44
0
Reserved
1
DDR11T, DDR11C
Bit 2
43, 42
1
DDR10T, DDR10C
Bit 1
39, 38
Bit 0
34, 33
1
DDR9T, DDR9C
1
DDR8T, DDR8C
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 11/07/00 Page 3
Share Link: 