PI6C2404A-1 Просмотр технического описания (PDF) - Pericom Semiconductor

Номер в каталоге

Компоненты Описание

Список матч

PI6C2404A-1

Zero-Delay Clock Buffer

Pericom Semiconductor 

PI6C2404A-1

Zero-Delay Clock Buffer 1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122

DC Electrical Characteristics for Commercial Temperature Devices

Parameter

Description

Test Conditions

VIL

Input LOW Voltage

VIH

Input HIGH Voltage

IIL

Input LOW Current

VIN = 0V

IIH

Input HIGH Current

VIN = VDD

VOL

Output LOW Voltage

IOL = 8mA

VOH

Output HIGH Voltage

IOH = –8mA

IDD

Supply Current

Unloaded outputs 100 MHz Select Inputs @ VDD or GND

IDD

Supply Current

Unloaded outputs, 66.67 MHz, Select inputs at VDD or GND

Min.



2.0







2.4





Max. Units

0.8

V



50

µA

112

0.4

V



54

39 mA

AC Electrial Characteristicsfor Commercial Temperature Device

Parameters

Name

Test Conditions

FO

Output Frequency

30pF load

15pF load,

tDC

Duty Cycle(2)

tR

Rise Time(1) @30pF

Rise Time(1) @15pF

tF

Fall Time(1) @30pF

Fall Time(1) @15pF

Measured at VDD/2, FO <66.67MHz, 30pF load

Measured at VDD/2, FO <50MHz, 15pF load

Measured between 0.8V and 2.0V

tSK(O)

t0

Output to Output Skew(1)

within same bank

OUTA to OUTB Skew(1)

Input to Output Delay, CLKIN

Rising Edge to FB_IN Rising

Edge(1)

All outputs equally loaded, VDD/2

All outputs equally loaded, VDD/2

Measured at VDD/2

tSK(D)

tJIT

Device to Device Skew(1)

Cycle-to-Cycle Jitter(1)

Measured at VDD/2 on FB_IN pins of devices

Measured at 66.67 MHz, loaded 30pF outputs

Measured at 133 MHz, loaded 15pF outputs

tLOCK

PLL Lock Time(1)

Stable power supply, valid clocks

presented on CLKIN and FB_IN pins

Min. Typ. Max. Units

100

10

MHz

133

40 50 60

%

45 50 55

2.2

1.5

ns

2.2

1.5

200

200

275 ps

0 500

200

150

1.0 ms

Notes:

1. CLKIN and FB_IN inputs have a threshhold voltage of VDD/2.

2. tDC = tHIGH

tHIGH + tLOW

06-0036

4

PS8609A 01/25/05

Share Link: