datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

HD74HC595 Просмотр технического описания (PDF) - Hitachi -> Renesas Electronics

Номер в каталоге
Компоненты Описание
Список матч
HD74HC595
Hitachi
Hitachi -> Renesas Electronics Hitachi
HD74HC595 Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
HD74HC595
8-bit Shift Register/Latch (with 3-state outputs)
Description
This device each contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage
register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift
register and the storage register. The shift register has a direct-overriding clear, serial input, and serial
output pins for cascading.
Both the shift register and storage register clocks are positive-edge triggered. If the user wishes to connect
both clocks together, the shift register state will always be one clock pulse ahead of the storage register.
Features
High Speed Operation: tpd (RCK to Q) = 17 ns typ (CL = 50 pF)
High Output Current: Fanout of 15 LSTTL Loads (QA to QH outputs)
Wide Operating Voltage: VCC = 2 to 6 V
Low Input Current: 1 µA max
Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)
Function Table
RCK
X
X
X
SCK
X
X
X
SCLR G
X
H
L
X
H
X
H
X
Function
QA to QH high impedance
Shift register cleared QH’ = L
Shift register clocked Qn = Qn – 1, QA = SER
Contents of shift register transferred to output latches

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]