datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

PCD3360 Просмотр технического описания (PDF) - Philips Electronics

Номер в каталоге
Компоненты Описание
Список матч
PCD3360
Philips
Philips Electronics Philips
PCD3360 Datasheet PDF : 20 Pages
First Prev 11 12 13 14 15 16 17 18 19 20
Philips Semiconductors
Programmable multi-tone telephone ringer
Product specification
PCD3360
11 AC CHARACTERISTICS
VDD = 6.0 V; VSS = 0 V; fOSC = 64 kHz; Tamb = 25 to +70 °C; valid enable conditions at FDI and FDE; all voltages with
respect to VSS; unless otherwise specified.
SYMBOL
PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
td(on)
td(off)
switch-on delay
switch-off delay
fOSC
oscillator frequency
fOSC/VP
fOSC/T
oscillator frequency variation
with respect to supply voltage
oscillator frequency variation
with respect to temperature
FDE = LOW; ringing frequency
1
within limit set by FL and FH; note 1
FL = LOW
FL = HIGH
ROSC = 365 kW; COSC = 56 pF;
60
Tamb = 25 °C; note 2
1.5
50
75
64
68
1
0.05
cycle
ms
ms
kHz
%/V
%/K
Notes
1. The switch-on delay is measured in cycles of incoming ringing frequency.
2. Lead lengths of ROSC and COSC to be kept to a minimum.
12 APPLICATION INFORMATION
Application of the PCD3360 in a telephone ringer circuit
together with a loudspeaker is shown in Fig.8.
The threshold levels VH and VL of the frequency
discriminator circuit are determined by:
The logic threshold of input FDI (0.5VDD, typically 3.4 V
for VDD = 6.8 V)
The pull-down current of input FDI (20 µA typically for
FDI < 3.4 V)
The value of R2 (680 kin Fig.8).
For a positive slope the voltage at R2 must exceed the
value VH before FDI will become HIGH; VH is the sum of
the input threshold and the voltage drop across R2 thus:
VH
=
3.4
+
680
×
10
3
×
20
×
106
=
17 V
For a negative slope, the voltage at R2 must decrease
below the value of VL before FDI will become LOW.
Because the current into FDI is negligible with FDI = HIGH
the voltage drop across R2 can be discounted, thus
VL = 3.4 V.
The minimum operating voltage across C3 is 17.8 V which
is determined by:
The minimum operating voltage of the PCD3360 (5.8 V)
The supply current of the PCD3360 (120 µA max.)
The value of R3 (100 kin Fig.8).
The total switch-on delay equals approximately the time
required to charge the supply capacitor C3 to the minimum
operating value, plus the specified switch-on delay of the
PCD3360.
The high operating voltage combined with the class D
output stage ensures the optimal energy conversion and
thereby a high sound level. The design can easily be
optimized for parallel or series connection of more than
one ringer. The diode bridge, zener diode (D1) and resistor
R1 protect the ringer against transients up to 5 kV. During
these surges the voltage on the 68 V zener diode
(BZW03-C68) can rise to 100 V; the DMOS transistor
BST72A (TR1) has a maximum drain-source voltage of
100 V. Up to 220 V, 50 Hz can be applied to the a/b
terminals without damaging the ringer.
The choke (L1) in series with the 50 loudspeaker
increases the sound pressure level by approximately 3 dB
by suppression of the 32 kHz carrier frequency and its
sidebands. The flyback diode BAX18A (D2) is a fast type
with low forward voltage to obtain high efficiency.
Application of the PCD3360 together with a PXE
transducer is shown in Fig.9. The only significant
difference between Fig.8 and Fig.9 is the output stage.
Two BST72A transistors provide an output voltage swing
almost equal to the voltage at C3. Pins IS1 and IS2 are
inoperative because DM = HIGH. Volume control is
possible using resistor RV.
1997 Jan 15
12

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]