PCA9549 Просмотр технического описания (PDF) - Philips Electronics

Номер в каталоге

Компоненты Описание

Список матч

PCA9549

Octal bus switch with individually I2C-bus controlled enables

Philips Electronics 

Philips Semiconductors

PCA9549

Octal bus switch with individually I2C-bus controlled enables

7. Characteristics of the I2C-bus

The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The two

lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be

connected to a positive supply via a pull-up resistor. Data transfer may be initiated only

when the bus is not busy.

7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain

stable during the HIGH period of the clock pulse as changes in the data line at this time

will be interpreted as control signals (see Figure 8).

SDA

SCL

Fig 8. Bit transfer

data line

stable;

data valid

change

of data

allowed

mba607

7.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW

transition of the data line while the clock is HIGH is defined as the START condition (S).

A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP

condition (P) (see Figure 9).

SDA

SDA

SCL

S

START condition

Fig 9. Definition of START and STOP conditions

P

STOP condition

SCL

mba608

7.2 System configuration

A device generating a message is a ‘transmitter’; a device receiving is the ‘receiver’. The

device that controls the message is the ‘master’ and the devices which are controlled by

the master are the ‘slaves’ (see Figure 10).

PCA9549_1

Product data sheet

Rev. 01 — 11 July 2006

© Koninklijke Philips Electronics N.V. 2006. All rights reserved.

8 of 24

Share Link: