GS74108AJ-7I Просмотр технического описания (PDF) - Giga Semiconductor

Номер в каталоге

Компоненты Описание

производитель

GS74108AJ-7I

512K x 8 4Mb Asynchronous SRAM

Giga Semiconductor 

AC Characteristics

GS74108ATP/J/X

Read Cycle

Parameter

Read cycle time

Address access time

Chip enable access time (CE)

Output enable to output valid (OE)

Output hold from address change

Chip enable to output in low Z (CE)

Output enable to output in low Z (OE)

Chip disable to output in High Z (CE)

Output disable to output in High Z (OE)

-7

-8

-10

-12

Symbol

Unit

Min Max Min Max Min Max Min Max

tRC

7 — 8 — 10 — 12 —

ns

tAA

— 7 — 8 — 10 — 12

ns

tAC

— 7 — 8 — 10 — 12

ns

tOE

— 3 — 3.5 — 4 — 5

ns

tOH

3—3 — 3 — 3 —

ns

tLZ*

3—3 — 3 — 3 —

ns

tOLZ*

0—0 — 0 — 0 —

ns

tHZ*

— 3.5 — 4 — 5 — 6

ns

tOHZ*

— 3 — 3.5 —

4

—

5

ns

* These parameters are sampled and are not 100% tested.

Read Cycle 1: CE = OE = VIL, WE = VIH

Address

Data Out

tOH

Previous Data

tRC

tAA

Data valid

Rev: 1.03a 10/2002

6/13

© 2001, Giga Semiconductor, Inc.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Share Link: