datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

NM24C16U Просмотр технического описания (PDF) - Fairchild Semiconductor

Номер в каталоге
Компоненты Описание
Список матч
NM24C16U
Fairchild
Fairchild Semiconductor Fairchild
NM24C16U Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Bus Timing
tF
tLOW
SCL
SDA
tSU:STA
tHD:STA
;;IN
tAA
SDA
OUT
System Layout
Typical System Configuration
tHIGH
tHD:DAT
tR
tLOW
tSU:DAT
tDH
tSU:STO
tBUF
DS800010-8
VCC
VCC
SDA
SCL
Master
Transmitter/
Receiver
Slave
Receiver
Slave
Transmitter/
Receiver
Master
Transmitter
Note: Due to open drain configuration of SDA, a bus-level pull-up resistor is called for, (typical value = 4.7k)
Master
Transmitter/
Receiver
DS800010-20
Example of 16K of Memory on 2-Wire Bus
Device
NM24C16U/17U
A0
No Connect
Address Pins
A1
No Connect
A2
No Connect
Memory Size
16,384 Bits
# of Page
Blocks
8
6
NM24C16U/17U Rev. B.1
www.fairchildsemi.com

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]