HD74CDCF2510B Просмотр технического описания (PDF) - Hitachi -> Renesas Electronics

Номер в каталоге

Компоненты Описание

Список матч

HD74CDCF2510B

140 MHz, 0 to 85°C Operation 3.3-V Phase-lock Loop Clock Driver

Hitachi -> Renesas Electronics 

HD74CDCF2510B

Switching Characteristics (CL = 25 pF, Ta = 0 to 85°C)

Item

Phase error time

Symbol

tpe

V CC = 3.3 V±0.3 V

Min Typ Max

–125 —

125

Unit

ps

Between output pins skew *1 tsk (O)

—

—

150 ps

From (Input) To (Output)

66 MHz <

CLKIN↑

≤ 133 MHz

FBIN↑

Any Y or FBOUT Any Y or

FBOUT

Cycle to cycle jitter

–75 —

75

ps

F (clkin =

133 MHz)

Any Y or

FBOUT

Duty cycle

45

—

55

%

F (clkin =

Any Y or

66 to 133 MHz) FBOUT

Slew rate

5.0 —

1.0 volts/ns

Any Y or

FBOUT

Analog power supply

rejection

(DC to 10 MHz)

Vapsr *2 100 —

—

mVP–P

AVCC

Notes:

The specifications for parameters in this table are applicable only after any appropriate

stabilization time has elapsed.

1. The tsk(O) specification is only valid for equal loading of all outputs.

2. This parameter is characterized but not tested.

Timing requirements

Item

Symbol Min

Max

Unit

Test Conditions

Input clock frequency

Input clock duty cycle

fclock

50

40

140

MHz

60

%

Stabilization time *1

—

1

ms

After power up

Note:

1. Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its

reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase

reference signal must be present at CLK. Until phase lock is obtained, the specifications for

propagation delay and skew parameters given in the switching characteristics table are not

applicable.

7

Share Link: