datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

MB95F108AJSPFV Просмотр технического описания (PDF) - Fujitsu

Номер в каталоге
Компоненты Описание
производитель
MB95F108AJSPFV
Fujitsu
Fujitsu Fujitsu
MB95F108AJSPFV Datasheet PDF : 72 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MB95100AM Series
PRODUCT LINEUP
Part number
MB95
108AM
Parameter
Type
MASK
ROM
product
MB95F
104AMS/
MB95F
106AMS/
MB95F
108AMS
MB95F
104ANS/
MB95F
106ANS/
MB95F
108ANS
MB95F
104AMW/
MB95F
106AMW/
MB95F
108AMW
MB95F
104ANW/
MB95F
106ANW/
MB95F
108ANW
MB95F
104AJS/
MB95F
106AJS/
MB95F
108AJS
Flash memory product
MB95F
104AJW/
MB95F
106AJW/
MB95F
108AJW
ROM capacity*1
60 Kbytes (Max)
RAM capacity*1
2 Kbytes (Max)
Reset output
Yes
No
Clock system
Selectable
single/dual
clock*3
Single clock
Dual clock
Single clock Dual clock
Low voltage
detection reset
Yes/No
No
Yes
No
Yes
Clock supervisor
No
Yes
CPU functions
Number of basic instructions
: 136
Instruction bit length
: 8 bits
Instruction length
: 1 to 3 bytes
Data bit length
: 1, 8, and 16 bits
Minimum instruction execution time : 61.5 ns (at machine clock frequency 16.25 MHz)
Interrupt processing time
: 0.6 µs (at machine clock frequency 16.25 MHz)
General-pur-
pose I/O ports
Single clock product : 54 ports (N-ch open drain : 6 ports, CMOS : 48 ports)
Dual clock product : 52 ports (N-ch open drain : 6 ports, CMOS : 46 ports)
Programmable input voltage levels of port :
Automotive input level / CMOS input level / hysteresis input level
Timebase timer Interrupt cycle : 0.5 ms, 2.1 ms, 8.2 ms, 32.8 ms (at main oscillation clock 4 MHz)
Reset generated cycle
Watchdog timer At main oscillation clock 10 MHz
: Min 105 ms
At sub oscillation clock 32.768 kHz (for dual clock product) : Min 250 ms
Wild register Capable of replacing 3 bytes of ROM data
Master/slave sending and receiving
Bus error function and arbitration function
I2C
Detecting transmitting direction function
Start condition repeated generation and detection functions
Built-in wake-up function
UART/SIO
Data transfer capable in UART/SIO
Full duplex double buffer, variable data length (5/6/7/8-bit), built-in baud rate generator
NRZ type transfer format, error detected function
LSB-first or MSB-first can be selected.
Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
(Continued)
4

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]